VLSI Project 4-Bit Carry Lookahead Adder

Sudhanva Joshi - 2023102022 ECE, IIIT Hyderabad, Monsoon 2024 Instructor: Dr. Abhishek Shrivastava

Abstract—This report details the design of a 4-bit Carry Lookahead Adder, emphasizing its high-speed performance through parallel carry computation by eliminating sequential carry propagation. The pipeline to test this model has been expounded upon below.

Note: All corresponding files are included in their respective folders.

I. Adder Structure

The following CLA Adder, along with D Flip-Flop conditions given, is implemented. Each sum output drives an inverter sized to meet project specifications.




Fig. 1: Circuit Diagram, 4-Bit CLA Adder

The CLA adder accelerates binary addition by precomputing carry signals. It uses the concepts of **generate** (G_i) and **propagate** (P_i) signals defined for each bit as:

$$G_i = A_i \cdot B_i, \quad P_i = A_i + B_i$$

where A_i and B_i are the input bits. The carry signals are calculated recursively as:

$$C_{i+1} = G_i + (P_i \cdot C_i)$$

The sum bits are computed as:

$$S_i = P_i \oplus C_i$$

This approach eliminates the sequential carry propagation delay, enabling faster computation for large bit-width adders. The CLA uses lookahead logic to compute all carries simultaneously, leveraging the recursive nature of C_i .

II. DESIGN DETAILS

Given below are design choices of each implementation used along with general justification for the choice of topology used.

Transistor sizing follows $W_p/W_n = 20\lambda/10\lambda$, where $\lambda = 0.09\mu m$, ensuring balanced performance and area.

Static CMOS Logic is used in N-Input OR, AND Gate implementation. i.e.

Count for N-Input OR & AND Gates = 2*N+2 Transistors. Sizing Transistors to keep Rise & Fall Times even while being able to drive given load, we have the following relation to account for load.

$$\frac{W_p}{W_n} = 2$$

$$W_p = 2 \cdot W_{inv}$$

$$W_n = 1 \cdot W_{inv}$$

A. XOR Logic

Transmission Gate is used here for the reasons below.

- Reduced Transistor Count: Compared to the Static CMOS Logic using 8 Transistors, 6 Transistors are used.
- Output Voltage Levels: The PTL Implementation for XOR using MUX Logic yields poor Output Voltage Levels, which isn't a problem for the topology used here.
- Delay, Power Benefits: Due to better sizing and performance, power and delay offered by this design is more favourable.




Fig. 2: XOR Circuit Diagram, Transmission Gate

B. D Flip-Flop

True Single Phase Clock (TSPC) is used here for the following reasons:

- Reduced Transistor Count: Compared to the Static CMOS Logic using 18 Transistors, 11 Transistors are used here.
- **Single Clock Advantage:** Single Clock Implementation alleviates concerns of multi-clock synchronization, improving clock skew discrepancies.




Fig. 3: Waveform, NGSpice Netlist

III. SIMULATION RESULTS

A. AND Logic




Fig. 4: AND2, Static CMOS Logic

1) AND2:




Fig. 5: AND3, Static CMOS Logic




Fig. 6: AND4, Static CMOS Logic

3) AND4:




Fig. 7: AND5, Static CMOS Logic

4) AND5:

B. OR Logic




Fig. 8: OR2, Static CMOS Logic

1) OR2:




Fig. 9: OR3, Static CMOS Logic

2) OR3:




Fig. 10: OR4, Static CMOS Logic

3) OR4:




Fig. 11: OR5, Static CMOS Logic

4) OR5:

C. XOR Logic




Fig. 12: Transmission Gate XOR, NGSpice Netlist

D. D Flip-Flop




Fig. 13: TSPC d_ff, NGSpice Netlist

IV. SETUP, HOLD, CTQ TIME OF D_FF

For setup, hold and CtQ time delays, the given parameters are found graphically.

Defining $\mathbf{Clock\text{-}to\text{-}Q}$ delay as the time taken for the input change to propagate from the rising edge of the clock to the output Q, we obtain the result through plot observation:

$$t_{CtQ} \approx 0.2731 \cdot 10^{-9} s$$
$$t_{prop} \approx 0.20438 \cdot 10^{-9} s$$

Given conditions as:

$$T_{CtQ} + T_{prop} > T_{hold}$$

$$\therefore T_{hold} \approx .47748 \cdot 10^{-9} s$$

$$T_{CtQ} + T_{prop} + T_{setup} < T_{TP}$$

 $\therefore T_{setup} \approx .41964 \cdot 10^{-9} s$




Fig. 14: Rise & Fall

V. STICK DIAGRAM

Simplified, abstract representations of CMOS layouts, showing connections without exact scaling. They use colored lines to represent polysilicon, metal, and diffusion layers, with PMOS transistors placed in the n-well and NMOS transistors in the substrate.




Fig. 15: Stick Diagrams

$\begin{tabular}{ll} VI. & MAGIC \& Post-Layout Simulations \\ A. & AND & Logic \end{tabular}$




Fig. 16: MAGIC Layout, AND2

1) AND2:




Fig. 17: MAGIC Layout, AND3

2) AND3:




Fig. 18: MAGIC Layout, AND4

3) AND4:




Fig. 19: MAGIC Layout, AND5

4) AND5:

B. OR Logic




Fig. 20: MAGIC Layout, OR2

1) OR2:




Fig. 21: MAGIC Layout, OR3

2) OR3:




Fig. 22: MAGIC Layout, OR4

3) OR4:




Fig. 23: MAGIC Layout, OR5

4) OR5:

C. XOR Logic




Fig. 24: MAGIC Layout, XOR

D. D Flip-Flop




Fig. 25: MAGIC Layout, D_FF




Fig. 26: PropGen & Sum Block Analysis

VII. BLOCK INTEGRATION

Note: The modular implementation is in the **netlist-CLA** folder. All Logic Gates are referenced in a subcircuit file for readibility. Netlists, Plots, etc are all available in respective folders.

```
| XNIONCK A sol 2 sl sol 3 in 02. In 01 in 00 in Clk wid good d block. 4bit | XNIONCK B b b b c b 1 60 83 in 02. In 01 in 00 in Clk wid good d block. 4bit | SNIONCK Proposes a sl sol 2 sl b b in 0 in 01 in 02 in 02 in 02 po p 1 gl p2 g2 g3 g3 wid god | Proposes continued to 1 in 02 in 02 po p 1 gl p2 g2 g3 g3 wid god | Proposes continued to 1 in 02 po p 1 gl p2 g2 g3 g3 wid god | Proposes continued to 1 in 02 po p 1 gl p2 g2 g3 g3 wid god | Proposes continued to 1 in 02 po p 1 g1 p2 g3 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 wid god | Proposes continued to 1 in 02 po 1 g1 p2 g3 g3 wid god | Proposes continued to 1 in 02 p3 wid god | Proposes continued to 1 in 02 p3 wid god | Proposes continued to 1 in 02 p3 wid god | Proposes continued to 1 in 02 wid god wi
```

Fig. 27: Modular Netlist




Fig. 28: A, B




Fig. 29: Propagate, Generate




Fig. 30: Carry, Sum

Worst case delay will naturally occur for C_{out} , due to largest gates and heaviest logic function leading into this output.

$$d_{max} \approx 0.26282 \cdot 10^{-9} s$$

$$f_{max} \approx \frac{1}{0.26282} \cdot 10^9$$

$$\therefore f_{max} \approx 3.8 \cdot 10^9 Hz$$

VIII. FLOOR PLAN

Assuming that the floor plan refers to the comprehensive final layout & that 'pitches' refer to dimensions of our adder, the following design is implemented with corresponding labels for extraction to **spice netlist**.




Fig. 31: Highlighted Layout

Dimensions occupied by the entire CLA block are:

 $Area \approx 140 \cdot 72 \ microns$

IX. COMPLETE CIRCUIT POST-LAYOUT SIMULATION

Final Layout is as follows:




Fig. 32: Final CLA Layout

Comparing our schematic netlists with the post-layout extracted netlists:




Fig. 33: AND2, Post Layout




Fig. 34: AND3, Post Layout




Fig. 35: AND4, Post Layout




Fig. 36: AND5, Post Layout




Fig. 37: OR2, Post Layout




Fig. 38: OR3, Post Layout




Fig. 39: OR4, Post Layout




Fig. 40: OR5, Post Layout




Fig. 41: XOR2, Post Layout




Fig. 42: D_FF, Post Layout




Fig. 43: Propagate + Generate, Post Layout




Fig. 44: Sum, Post Layout, Low Sweep

Parameter	Schematic Simulation	Post-Layout Simulation
Rise Time	$0.1342 \cdot 10^{-9} ns$	$0.1567 \cdot 10^{-9} ns$
Fall Time	$0.1041 \cdot 10^{-9} ns$	$0.1338 \cdot 10^{-9} ns$
Propagation Delay	$0.2903 \cdot 10^{-9} ns$	$0.3092 \cdot 10^{-9} ns$
Propagate Signal Delay	$0.2706 \cdot 10^{-9} ns$	$0.3105 \cdot 10^{-9} ns$
Generate Signal Delay	$0.2691 \cdot 10^{-9} ns$	$0.2874 \cdot 10^{-9} ns$
Sum Output Delay	$0.2952 \cdot 10^{-9} ns$	$0.3109 \cdot 10^{-9} ns$
Carry Output Delay	$0.2709 \cdot 10^{-9} ns$	$0.3013 \cdot 10^{-9} ns$

TABLE I: Schematic & Post-Layout Comparison

X. DELAY, CLOCK FREQUENCY CONTRAINTS

Worst case delay will naturally occur for C_{out} again.

$$d_{max} \approx 0.3047 \cdot 10^{-9} s$$

$$f_{max} \approx \frac{1}{0.3047} \cdot 10^9$$

$$\therefore f_{max} \approx 3.2819 \cdot 10^9 Hz$$

XI. VERILOG HDL

Fig. 45: Verilog Modules, CLA & D Flip-Flop

Fig. 46: Testbench, Verilog HDL



Fig. 47: Waveforms, GTKWave




Fig. 48: Truth Table, Verilog

XII. FPGA, OSCILLOSCOPE IMPLEMENTATION

The following links contain brief video demonstrations of FPGA Implementation and Generations of Oscilloscope Waveforms using an Arduino UNO.

FPGA & Oscilloscope Demo, Google Drive




Fig. 49: Vivado Test, AMD Boolean Board



Fig. 50: Waveforms, GTKWave

ACKNOWLEDGMENT

I sincerely thank Professor Abhishek Shrivastava and the TAs for their invaluable guidance and support throughout this project, as their assistance and constructive feedback greatly contributed to the successful completion of this work.

REFERENCES

- 1. International Journal of Recent Technology and Engineering (IJRTE), ISSN: 2277-3878 (Online), Volume-8, Issue-1, May 2019. Available online
- 2. Logic Design, Dinesh Sharma, Microelectronics Group, EE Department, IIT Bombay.
 - 3. Carry-lookahead Adder, Wikipedia. Available online