```
Company:
-- Engineer:
-- Create Date:
                 10:38:04 02/02/2024
-- Design Name:
-- Module Name:
                 basi entity - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
___
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity basi_entity is
    Port (a: in STD LOGIC;
          b : in STD LOGIC;
          and_o : out STD_LOGIC;
or_o : out STD_LOGIC;
          nand o : out STD LOGIC;
          nor o : out STD LOGIC;
          not o : out STD LOGIC;
          xor 0 : out STD LOGIC);
end basi entity;
architecture dataflow of basi entity is
begin
and_o <= a and b;
or o <= a or b;
nor o <= a nor b;
nand_o <= a nand b;</pre>
not_o <= not a;</pre>
xor^0 \le a xor b;
end dataflow;
```