

Project Final Report CSE 231

Digital Logic Design Section 11 Workstation-08

Using sequential circuit print: **SASJ-G08** in 7 segment display

Spring 2020 North South University Submitted To: Tanjila Farah(TnF)

SL.	NAME:	Student ID:				
1.	S M Gazzali Arafat Nishan	1831513642				
2.	Rofiqul Alam Shehab	1831185042				
3.	Sudipta Bhatta	1731194042				

Sequential part of the project

An Characteristic Tables

オララー

.-3

电子中户华

OF.

===

=3

=0

===

司 中中中中 司

明 刊 中 图 刊 图 科 의

Presen	t Sta	le	Nex	t State			T Fli	p-flop	
A(+)	B(+)	c(4)	A (++1)	8 (++1)	c(++1)	TA	· Te	Te '	
0	0	٥	0	0	i	0	0	Ì	
0	0	1	0	l	0	0	1	1	
0	ı	O	0	1	1	Ò	0	ı	
0	l	1	I	ο,	o ·	1	ı		
1	0	0	1	0	1	0	O	. 1	
1	0	t	1.	1	0	0	t	. 1	
1	t	. 0		1	1	0,	0	1	
l	l	l	0	io	0	1	11	ı	

1 Excitation table : T- Flipflops


Q	Q(++1)	1
0	0	0
0	1	1
1	0	1
1	1	0

A K-map ?

$T_A = B(t)C(t)$					TB = C(+)						
∕6	生生	B'(+)&	BH) of	8(H)C	(1)	V	B <u>(H)c(A)</u>	6(1)00	B(+)c(+	B(t)c	(†)
A'(+)	0	٥		0		A(+)	0	(0	
A(+)	0	0	1 3	0	West Control of the C	A(4)	0	1		0	
	4	5	7	6	Scanned with MS	office lens	4	3	7	6	

7	e =	1		
\	BA)CA	8(+)44)	BH)CH)	8(t)c(t)
A(f)	10	1	l	1
A(+)	19	1 5	1 7	

4 State Diagnam:









Fig. Generalized SOP Sequential Circuit Using Decoder,AND gate,OR gates,T-flip-flops







Input-: 000




Input-: 0 0 1




Input-: 0 1 0




Input-: 0 1 1




Input-: 1 0 0



Input-: 1 0 1



Input-: 110



Input-: 111