



Project Final Report
CSE 231

Digital Logic Design
Section 11
Workstation-08

Using sequential circuit print: **SASJ-G08** in 7 segment display

Spring 2020
North South University
Submitted To: Tanjila Farah(TnF)

SL.	NAME :	Student ID :
1.	S M Gazzali Arafat Nishan	1831513642
2.	Rofiqul Alam Shehab	1831185042
3.	Sudipta Bhatta	1731194042

Sequential part of the project

Characteristic Table:

Present State			Next State			T Flip-flop		
A(t)	B(t)	C(t)	A(t+1)	B(t+1)	C(t+1)	T _A	T _B	T _C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

Excitation table: T-Flipflop:

Q	Q(t+1)	T
0	0	0
0	1	1
1	0	1
1	1	0

K-map:

$T_A = B(t)C(t)$

	$B'(t)C'(t)$	$B'(t)C(t)$	$B(t)C'(t)$	$B(t)C(t)$
$A'(t)$	0	0	1	0
$A(t)$	0	0	1	0


$T_B = C(t)$


	$B'(t)C'(t)$	$B'(t)C(t)$	$B(t)C'(t)$	$B(t)C(t)$
$A'(t)$	0	1	1	0
$A(t)$	0	1	1	0

$$T_c = 1$$

	$B(t)c(t)$	$b(t)d(t)$	$B(t)c(t)$	$B(t)c(t)$
$A'(t)$	1 0	1 1	1 2	1 3
$A(t)$	1 4	1 5	1 6	1 7

□ State Diagram:





MEMORY-3bit Synchronus Counter Using (T-Flip-Flop)

Fig. Generalized SOP Sequential Circuit Using Decoder,AND gate,OR gates,T-flip-flops






Fig. Generalized SOP Sequential circuit using decoder,AND-gate,OR-gates,T-Flip-flops

“””” Pictures of Hardware Part “”””




Input:- 0 0 0




Input:- 0 0 1

“””” Pictures of Hardware Part “”””




Input:- 0 1 0




Input:- 0 1 1

“””” Pictures of Hardware Part “”””




Input:- 1 0 0




Input:- 1 0 1

“””” Pictures of Hardware Part “”””



Input:- 1 1 0



Input:- 1 1 1