




Dual N-Channel 25 V (D-S) MOSFETs



PRODUCT SUMMARY		
	CHANNEL-1	CHANNEL-2
V _{DS} (V)	25	25
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.0150	0.0100
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.0250	0.0150
Q _g typ. (nC)	2.1	3.5
I _D (A) ^g	25.3	30 ^a
Configuration	Dı	ual

FEATURES

- TrenchFET® Gen IV power MOSFETs
- 100 % R_g and UIS tested






RoHS COMPLIANT HALOGEN **FREE**

APPLICATIONS

- CPU core power
- Computer / server peripherals
- Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 3 x 3
Lead (Pb)-free and halogen-free	SiZ328DT-T1-GE3

DADAMETED	$_{A}$ = 25 °C, unless			OLIANDIEL O		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT		
Drain-source voltage	V_{DS}	25	25	V		
Gate-source voltage	V_{GS}	+16, -12	+16, -12			
	T _C = 25 °C		25.3	30 ^a		
0 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	T _C = 70 °C	1 ,	20.2	25.5		
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	11.1 b, c	15 ^{b, c}		
	T _A = 70 °C		8.9 b, c	12 ^{b, c}	^	
Pulsed drain current (100 µs pulse width)	I _{DM}	40	50	Α		
Continuous source dusin diada surrent	T _C = 25 °C	I _S	12.6	13.5		
Continuous source drain diode current	T _A = 25 °C		2.4 b, c	3 b, c		
Single pulse avalanche current	J 0.1 mal J	I _{AS}	7	11		
Single pulse avalanche energy	L = 0.1 mH	E _{AS}	2.5	6.1	mJ	
	T _C = 25 °C		15	16.2		
Manian and a super discipation	T _C = 70 °C		9.6	10.4	14/	
Maximum power dissipation	T _A = 25 °C	P _D	2.9 b, c	3.6 b, c	W	
	T _A = 70 °C		1.8 b, c	2.3 b, c		
Operating junction and storage temperature range	e	T _J , T _{stg}	-55 to +150			
Soldering recommendations (peak temperature) d			2	60	°C	

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	INEL-2	UNIT
PANAMETER		STWIBOL	TYP.	MAX.	TYP.	MAX.	ONII
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	35	43	28	35	°C/W
Maximum junction-to-case (drain)	Steady state	R _{thJC}	6.7	8.3	6.3	7.7	C/ VV

Notes
a. Package limited
b. Surface mounted on 1" x 1" FR4 board

 $[\]tau$ = 10 s See solder profile (www.vishav.com/doc?73257). The PowerPAIR 3 x 3 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 80 °C/W for channel-1 and 69 °C/W for channel-2 T_C = 25 °C



www.vishay.com

Vishay Siliconix

SPECIFICATIONS ($T_J = 25^{\circ}$ PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static	OTHER	TEST CONDITIONS			1	IVIAA.	ONIT
		V _{GS} = 0 V, I _D = 250 μA	Ch-1	25	I -	_	
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	25	_	_	V
		I _D = 250 μA	Ch-1	-	19	-	
V _{DS} Temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2	-	18	-	
	_	I _D = 250 μA	Ch-1	-	-4.1	-	mV/°C
V _{GS(th)} Temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2	-	-4.3	-	1
Oata Harrista III. allian		$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.1	-	2.5	.,
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.1	-	2.5	†
Cata an impa lankama		V _{DS} = 0 V, V _{GS} = +16 V, -12 V	Ch-1	-	-	± 100	^
Gate source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	Ch-2	-	-	± 100	nA
		V _{DS} = 25 V, V _{GS} = 0 V	Ch-1	-	-	1	
Zoro goto voltago drain gurrant	1 , [V _{DS} = 25 V, V _{GS} = 0 V	Ch-2	-	-	1	
Zero gate voltage drain current	I _{DSS}	V_{DS} = 25 V, V_{GS} = 0 V, T_J = 55 °C	Ch-1	-	25		
		V _{DS} = 25 V, V _{GS} = 0 V, T _J = 55 °C	Ch-2	-	-	5	
On-state drain current ^b	1	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	10	-	-	^
On-state drain current	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	10	-	-	A
		$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	0.0120	0.0150	
Drain-source on-state resistance b	B _{DQ()}	$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-	0.0080	0.0100	Ω
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	0.0175	0.0250	
		$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-	0.0120	0.0150	
Forward transconductance b	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	25	-	s
1 of ward transcorradotance	9fs	$V_{DS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	42	-	
Dynamic ^a					,		_
Input capacitance	C _{iss}		Ch-1	-	325	-	
mpar dapadrando	Oiss		Ch-2	-	600	-	
Output capacitance	C _{oss}	Channel-1	Ch-1	-	115	-	pF
Cutput Supusitarios	Ooss	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	230	-	β.
Reverse transfer capacitance	C _{rss}	Channel-2	Ch-1	-	20	-	
- The verse stationer supplies that	0155	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	31	-	
C _{rss} /C _{iss} ratio			Ch-1	-	0.060	0.120	
0155 0155 14.10			Ch-2	-	0.052		
		$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	4.6	6.9	
Total gate charge	Q _g	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-	7.5	11.3	
		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1				
		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-		5.3	
Gate-source charge	Q_gs	Channel-1	Ch-1	-		-	nC
	95	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 5 \text{ A}$	Ch-2	-		-	
Gate-drain charge	Q_{gd}	Channel-2	Ch-1	-			
	gu	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2 Ch-1	-			
Output charge	Q _{oss}	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}$		-	-		
	GOSS		Ch-2	-	3.4	-	
Gate resistance	R_g	f = 1 MHz	Ch-1	0.28	1.4	2.8	Ω
	y		Ch-2	0.18	0.9	1.8	



www.vishay.com

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Dynamic ^a							
Turn-on delay time	+		Ch-1	-	7	15	
rum-on delay time	t _{d(on)}	Channel-1	Ch-2	-	8	16	
Rise time	t _r	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-1	-	11	25	
THISC LITTLE	۲ŗ	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2	-	5	10	
Turn-off delay time	$t_{d(off)}$	Channel-2	Ch-1	-	12	25	
Tam on delay time	•а(оп)	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-2	-	15	30	
Fall time	t _f	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	5	10	
Tall time	4 7		Ch-2	-	5	10	ns
Turn-on delay time	+		Ch-1	-	13	30	113
rum-on delay time	t _{d(on)}	Channel-1	Ch-2	-	15	30	
Rise time		$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$ $I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_q = 1 \Omega$	Ch-1	-	66	75	
nise time	ime t _r		Ch-2	-	61	120	
Turn-off delay time	t _{d(off)}	Channel-2	Ch-1	-	8	20	
		$V_{DD} = 10 \text{ V}, R_{L} = 2 \Omega$	Ch-2	2 -	10	20	
Fall time		$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		-	5	10	
raii time	t _f		Ch-2	-	5	10	<u></u>
Drain-Source Body Diode Characteri	stics						
Continuous source-drain diode current	Is	T _C = 25 °C	Ch-1	-	-	12.6	
Continuous source-drain diode current	<u>i</u> S	10 - 23 0	Ch-2	-	-	13.5	Α
Pulse diode forward current (t = 100 µs)	I _{SM}		Ch-1	-	-	40	
uise diode forward current (t = 100 μs)	iSM		Ch-2	-	-	50	
Body diode voltage	V_{SD}	$I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	-	0.82	1.2	V
body diode voltage	VSD	$I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2	-	0.83	1.2	V
Body diode reverse recovery time	+		Ch-1	-	16	35	ns
Body diode reverse recovery time	t _{rr}		Ch-2	-	21	40	115
Pody diada royaraa raaqyary aharaa	Q _{rr}	Channel-1	Ch-1	-	10	20	nC
Body diode reverse recovery charge		$I_F = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °\text{C}$	Ch-2	-	11	20	lic
Reverse recovery fall time	+	Channel-2	Ch-1	-	10	-	
neverse recovery fall time	t _a	$I_F = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °\text{C}$	Ch-2	-	11	-	ne
Payarea racayary rica tima			Ch-1	-	6	-	ns
Reverse recovery rise time	t _b		Ch-2	-	10	-	


Notes

- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Current Derating a


Power, Junction-to-Case

Note


a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Current Derating a


Power, Junction-to-Case

Note


a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?76059.



PowerPAIR® 3 x 3 Case Outline



	MILLIMETERS				INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80	0.028	0.030	0.031		
A1	0.00		0.05	0.000		0.002		
b	0.35	0.40	0.45	0.014	0.016	0.018		
b1	0.20	0.25	0.38	0.008	0.010	0.015		
С	0.18	0.20	0.23	0.007	0.008	0.009		
D	2.90	3.00	3.10	0.114	0.118	0.122		
D2	2.35	2.40	2.45	0.093	0.094	0.096		
Е	2.90	3.00	3.10	0.114	0.118	0.122		
E1	0.94	0.99	1.04	0.037	0.039	0.041		
E2	0.47	0.52	0.57	0.019	0.020	0.022		
е		0.65 BSC		0.026 BSC				
K		0.25 typ.		0.010 typ.				
K1		0.35 typ.		0.014 typ.				
K2		0.30 typ.	0.30 typ.					
L	0.27	0.32	0.37	0.011	0.013	0.015		


ECIN. 112-0347-nev. C, 10-Juli-12

DWG: 5998



Vishay Siliconix

RECOMMENDED MINIMUM PAD FOR PowerPAIR® 3 x 3



Recommended PAD for PowerPAIR 3 x 3

Dimensions in millimeters (inches)

Keep-Out 3.5 mm x 3.5 mm for non terminating traces



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.