


www.vishay.com

Vishay Siliconix


Dual N-Channel 30 V (D-S) MOSFET with Schottky Diode



PRODUCT SUMMARY								
	CHANNEL-1	CHANNEL-2						
V _{DS} (V)	30	30						
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.00380	0.00117						
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.00530	0.00158						
Q _g typ. (nC)	11	46						
I _D (A) ^a	60	60						
Configuration	Dual							

FEATURES

• TrenchFET® Gen IV power MOSFET



RoHS


• 100 % R_g and UIS tested

· Material categorization: for definitions of compliance please see www.vishav.com/doc?99912

COMPLIANT HALOGEN **FREE**

APPLICATIONS

- CPU core power
- Computer / server peripherals
- · Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 6 x 5F
Lead (Pb)-free and halogen-free	SiZF906ADT-T1-GE3

PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		V _{DS}	3		
Gate-source voltage	V_{GS}	+20,	∀ ∨		
	T _C = 25 °C		60 ^a	60 ^a	
Continuous drain surrent (T. 150 °C)	T _C = 70 °C	1 . [60 a	60 a	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	27 ^{b, c}	52 ^{b, c}	
	T _A = 70 °C		21.7 b, c	41 ^{b, c}	_
Pulsed drain current (t = 100 μs)		I _{DM}	80	100	A
Continuous source drain diada surrent	T _C = 25 °C		31.6	60 ^a	
Continuous source-drain diode current	T _A = 25 °C	I _S	3.7 b, c	4.1 b, c	
Single pulse avalanche current	l 0.1 mll	I _{AS}	18	19	
Single pulse avalanche energy	avalanche energy L = 0.1 mH		16	18	mJ
	T _C = 25 °C		38	83	
Maximum navvar dissination	T _C = 70 °C		24	53	w
Maximum power dissipation	T _A = 25 °C	P _D	4.5 ^{b, c}	5 b, c	VV
	T _A = 70 °C		2.9 b, c	3.2 b, c	
Operating junction and storage temperate	T _J , T _{stg}	-55 to	°C		
Soldering recommendations (peak tempe	rature) ^{d, e}		26	30	°C

THERMAL RESISTANCE RATING	GS						
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
PARAMETER		STIMBUL		MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, f	t ≤ 10 s	R_{thJA}	22	28	20	25	°C/W
Maximum junction-to-case (source)	Steady state	R_{thJC}	2.6	3.3	1.2	1.5	C/VV

Notes

- a. Package limited
- Surface mounted on 1" x 1" FR4 board b.
- t = 10 s
- See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- Maximum under steady state conditions is 60 °C/W for channel-1 and 60 °C/W for channel-2



Vishay Siliconix

SPECIFICATIONS (T _J = 25 $^{\circ}$	C, unless ot	herwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static								
Drain-source breakdown voltage	V_{DS}	V _{GS} = 0 V, I _D = 250 μA	Ch-1	30	-	-		
Drain-source breakdown voltage	v _{DS}	V _{GS} = 0 V, I _D = 250 μA	Ch-2	30	-	-	V	
Gate-source threshold voltage	Veen	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	Ch-1	1.1	-	2.2	V	
Gate-source tilleshold voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 230 μA	Ch-2	1.1	-	2.2		
Gata sauroa laakaga	1	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}, -16 \text{ V}$	Ch-1	-	-	± 100	nA	
Gate-source leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = +20 V, -10 V	Ch-2	-	-	± 100	IIA	
		V _{DS} = 30 V, V _{GS} = 0 V	Ch-1	-	-	1		
Zoro Coto voltogo dvoia overent		v _{DS} = 30 v, v _{GS} = 0 v	Ch-2	-	50	250		
Zero Gate voltage drain current	I _{DSS}	V 20 V V 0 V T 55 °C	Ch-1	-	-	5	μA	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$	Ch-2	-	300	3000		
On-state drain current ^b		V > 5 V V 40 V	Ch-1	20	-	-		
	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	20	-	-	Α	
		V _{GS} = 10 V, I _D = 15 A	Ch-1	-	0.00300	0.00380		
Drain-source on-state resistance ^b		V _{GS} = 10 V, I _D = 20 A	Ch-2	-	0.00090	0.00117	l _	
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	0.00400	0.00530	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	Ch-2	-	0.00120	0.00158		
Forward transconductance b	9 _{fs}	V _{DS} = 10 V, I _D = 15 A	Ch-1	-	130	-		
		$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		130	-	S	
Dynamic ^a	· ·				l			
			Ch-1	-	2000	-		
Input capacitance	C _{iss}		Ch-2	-	8200	-	pF	
		Channel-1	Ch-1	-	680	-		
Output capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	3700	-		
		Observat C	Ch-1	-	50	-		
Reverse transfer capacitance	C _{rss}	Channel-2 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	260	-	1	
0 /0 !!			Ch-1	-	0.025	0.050		
C _{rss} /C _{iss} ratio			Ch-2		0.033	0.070		
		V 45VV 40VV 00:	Ch-1	-	24.5	49		
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	100	200		
Total gate charge	Q_g		Ch-1		11	22		
		Channel-1	Ch-2	-	46	92		
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-1	-	5.1	-		
Gate-source charge	Q_{gs}	0 1	Ch-2	-	17.1	-	nC	
Gate-drain charge		Channel-2 $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-1	-	1.3	-		
	Q_{gd}	30 . 40 , 5 ,	Ch-2	-	7.2	-		
			Ch-1	-	21	-		
Output charge	Q _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	-	96	-	1	
			Ch-1	0.2	1	2		
Gate resistance	R_g	f = 1 MHz					Ω	



www.vishay.com

Vishay Siliconix

PARAMETER	MIN.	TYP.	MAX.	UNIT				
Dynamic ^a	<u> </u>				L	<u> </u>	l	
Turn on delay time	+		Ch-1	-	20	40		
Turn-on delay time	t _{d(on)}	Channel-1	Ch-2	-	45	90		
Rise time		$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$	Ch-1	ı	80	160	- - -	
nise time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	ı	60	120		
Turn-off delay time	t	Channel-2	Ch-1	i	20	40		
Turn-on delay time	t _{d(off)}	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2	ı	65	130		
Fall time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	40	80		
i an time	Ч		Ch-2	-	30	60	ns	
Turn-on delay time	†-1/\		Ch-1	-	10	20		
Tam on delay time	t _{d(on)}	Channel-1	Ch-2	-	15	30		
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_q = 1 \Omega$	Ch-1	-	35	70		
nise time	٠r	ID = IO A, $VGEN - IO V$, $IIg - I S2$	Ch-2	-	20	40		
Turn-off delay time	t _{d(off)}	Channel-2	Ch-1	-	20	40		
Turn-on delay time		$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$	Ch-2	-	40	80		
Fall time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	10	20		
T dir time	4		Ch-2	-	10	20		
Drain-Source Body Diode Characteri	stics							
Continuous source-drain diode current	Is	T _C = 25 °C	Ch-1	-	-	31.6	- A	
	-5	10 20 0	Ch-2	-	-	60		
Pulse diode forward current ^a	I _{SM}		Ch-1	-	-	80		
	·OW		Ch-2	-	-	100		
Body diode voltage	V_{SD}	I _S = 10 A, V _{GS} = 0 V	Ch-1	-	0.8	1.2	V	
	- 3D	$I_{S} = 3 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2	-	0.39	0.59	, v	
Body diode reverse recovery time	t _{rr}		Ch-1	-	35	90	ns	
Body diode revolve receivery time	-11		Ch-2	-	70	140		
Body diode reverse recovery charge	Q _{rr}	Channel-1 $I_F = 10 \text{ A}$, di/dt = 100 A/ μ s, $T_J = 25 ^{\circ}\text{C}$	Ch-1	-	20	40	nC	
2007 Glodo Tovoloo Tooovoly Gliarge	~!!	η- 107, αναι – 100 π μο, 1 ₁ – 25 Ο	Ch-2	-	105	210		
Reverse recovery fall time	ta	Channel-2	Ch-1	-	15	-		
		$I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 \text{ °C}$	Ch-2	-	37	-	ns	
Reverse recovery rise time	t _b		Ch-1	-	20	-	''	
Reverse recovery rise time	עי		Ch-2	-	33	-		


Notes

- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Current Derating a


Power, Junction-to-Case

Note


a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




100


Transfer Characteristics




On-Resistance vs. Drain Current



Capacitance







On-Resistance vs. Junction Temperature




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Reverse Current (Schottky)




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating a




Power, Junction-to-Case

Note


a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?75695.



PowerPAIR® 6 x 5 F Case Outline



DIMENSION		MILLIMETERS		INCHES			
DIMENSION	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	-	0.10	0.000	-	0.004	
b	0.35	0.41	0.46	0.014	0.016	0.018	
b1		0.38 ref.		0.015 ref.			
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	4.90	5.00	5.10	0.193	0.197	0.201	
D1	3.26	3.31	3.36	0.128	0.130	0.132	
D2	4.20	4.30	4.40	0.165	0.169	0.173	
D3	4.15	4.20	4.25	0.163	163 0.165		
Е	5.90	6.00	6.10	0.232	0.236	0.240	
E1	2.50	2.55	2.60	0.098	0.100	0.102	
E2	0.87	0.92	0.97	0.034	0.036	0.038	
е		1.27 BSC		0.050 BSC			
e1		3.81 BSC					
K	0.52	0.57	0.62	0.020	0.022	0.024	
K1	0.69	0.74	0.79	0.027	0.029	0.031	
K2	0.60	0.65	0.70	0.024	0.026	0.028	
K3	0.39 BSC				0.015 BSC		
K4	0.50	0.55	0.60	0.020	0.022	0.024	
K5	0.25	0.30	0.35	0.010	0.012	0.014	
K6	0.40	0.45	0.50	0.016	0.018	0.020	
K7	0.35	0.40	0.45	0.014	0.016	0.018	
K8	0.30	0.35	0.40	0.012	0.014	0.016	
L	0.33	0.43	0.53	0.013	0.017	0.021	
L1	1.31	1.36	1.41	0.052	0.054	0.056	
L2		0.20 ref.			0.008 ref.		

ECN: T20-0097-Rev. C, 25-Feb-2020

DWG: 6043


Note

• Millimeters will govern

Revision: 25-Feb-2020 1 Document Number: 67777



Recommended Minimum PADs for PowerPAIR® 6 x 5F



Note

• Dimensions in millimeters



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.