



Dual N-Channel 30 V (D-S) MOSFETs



PRODUCT SUMMARY		
	CHANNEL-1	CHANNEL-2
V _{DS} (V)	30	30
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.0285	0.0115
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.0370	0.0153
Q _g typ. (nC)	3.2	4.5
I _D (A) ^g	17	30 a
Configuration	Dı	ıal

FEATURES

- TrenchFET® Gen IV power MOSFETs
- 100 % R_g and UIS tested






RoHS COMPLIANT HALOGEN **FREE**

APPLICATIONS

- CPU core power
- Computer / server peripherals
- · Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION				
Package	PowerPAIR 3 x	: 3		
Lead (Pb)-free and halogen-free	SiZ346DT-T1-0	GE3		
ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, unles	s otherwise n	oted)		
PARAMETER	SYMBOL	CHANNEL -1	CHANNEL -2	LINIT

ABSOLUTE MAXIMUM RATINGS (TA =	= 25 °C, unless	s otherwise n	oted)		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		V_{DS}	30	30	V
Gate-source voltage		V_{GS}	± 20	+20, -16	V
	T _C = 25 °C		17	30	
Continuous drain surrent (T = 150 °C)	T _C = 70 °C		13.8	24	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	l _D	8 b, c	14.1 b, c	
	T _A = 70 °C		6.3 b, c	11.3 b, c	٨
Pulsed drain current (100 µs pulse width)		I _{DM}	25	100	Α
Continuous source drain diode current	T _C = 25 °C	Is	13.4	13.9	
Continuous source drain diode current	T _A = 25 °C		2.8 b, c	3.1 ^{b, c}	
Single pulse avalanche current	L = 100 mH	I _{AS}	9	10	
Single pulse avalanche energy	L = 100 mm	E _{AS}	4.1	5	mJ
	T _C = 25 °C		16	16.7	
Maximum navvar dissination	T _C = 70 °C		10.3	10.7	W
Maximum power dissipation	T _A = 25 °C	P _D	3.4 b, c	3.7 b, c	VV
	T _A = 70 °C		2.2 b, c	2.4 b, c	
Operating junction and storage temperature range	•	T _J , T _{stg}	-55 to +150		°C
Soldering recommendations (peak temperature) ^d			260		C

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
PARAMETER		STMBOL	TYP.	MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	30	37	27	34	°C/W
Maximum junction-to-case (drain)	Steady state	R _{thJC}	6.3	7.8	6	7.5	C/VV

Notes
a. Package limited
b. Surface mounted on 1" x 1" FR4 board

t=10~s See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 71 °C/W for channel-1 and 69 °C/W for channel-2 $T_C=25~c$ C



www.vishay.com

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS	TEST CONDITIONS		TYP.	MAX.	UNIT	
Static			l				Į.	
5:	l ,,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	30	-	-	.,	
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30	-	-	V	
V T		I _D = 250 μA	Ch-1	-	31	-		
V _{DS} Temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2	-	20	-		
M. Tanasani arang Matal	/_	I _D = 250 μA	Ch-1	-	-4.9	-	mV/°C	
V _{GS(th)} Temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2	-	-5.6	-	1	
Onto the sale and scales are	.,	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.1	-	2.2	V	
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.2	-	2.4	V	
		$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}, -20 \text{ V}$	Ch-1	-	-	± 100		
Gate source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}, -16 \text{ V}$	Ch-2	-	-	± 100	nA	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	-	1		
		V _{DS} = 30 V, V _{GS} = 0 V	Ch-2	-	-	1	1 .	
Zero gate voltage drain current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C	Ch-1	-	-	5	μA	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$	Ch-2	-	-	5		
O		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	10	-	-		
On-state drain current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	10	-	-	A	
		V _{GS} = 10 V, I _D = 10 A	Ch-1	-	0.0230	0.0285		
		V _{GS} = 10 V, I _D = 14.4 A	Ch-2	-	0.0084	0.0115	1	
Drain-source on-state resistance ^b	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 5 A	Ch-1	-	0.0300	0.0370	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 13 \text{ A}$	Ch-2	-	0.0111	0.0153		
		V _{GS} = 10 V, I _D = 10 A	Ch-1	-	17	-	_	
Forward transconductance b	9 _{fs}	V _{GS} = 10 V, I _D = 14.4 A	Ch-2	-	17	-	S	
Dynamic ^a		7.2			I	L	<u> </u>	
land and the same			Ch-1	-	325	-		
Input capacitance	C _{iss}		Ch-2	-	650	-		
O. t t : t	0	Channel-1	Ch-1	-	66	-]	
Output capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	236	-	pF	
D	0	Channel-2	Ch-1	-	33	-		
Reverse transfer capacitance	C _{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	20	-		
0 (0 13)			Ch-1	-	0.1	0.2		
C _{rss} /C _{iss} ratio			Ch-2	-	0.03	0.06		
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	6.6	10		
Table of a share		V _{DS} = 15 V, V _{GS} = 10 V, I _D = 14.4 A	Ch-2	-	10	20	1	
Total gate charge	Q_g	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	3.2	5	1	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 14.4 \text{ A}$	Ch-2	-	4.5	9	Ì	
Gate-source charge	Q _{gs}	Channel-1	Ch-1	-	1	-	1	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-	2.1	-	nC	
Oata durin alcana	Q _{gd}	Channel-2	Ch-1	-	1.2	-		
Gate-drain charge		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 14.4 \text{ A}$	Ch-2	-	0.7	-	1	
O to Labore			Ch-1	-	1.5	-	1	
Output charge	Q _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	=	6.6	-	1	
0			Ch-1	0.2	0.85	1.7	_	
Gate resistance	Rg	f = 1 MHz	Ch-2	0.3	1.4	2.8	Ω	



www.vishay.com

Vishay Siliconix

SPECIFICATIONS (T _J = 25 °C	, unless o	therwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	ST CONDITIONS MIN. TY				UNIT
Dynamic ^a							
Turn-on delay time	t _{d(on)}		Ch-1	-	7	15	
rum on delay ume	٠d(on)	Channel-1	Ch-2	-	8	16	
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_L = 3 \Omega$	Ch-1	-	40	80	
Tiloc time	٠ŗ	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2	-	15	30	
Turn-off delay time	t _{d(off)}	Channel-2	Ch-1	-	7	15	
	-u(on)	V_{DD} = 15 V, R_L = 1.5 Ω $I_D \cong$ 10 A, V_{GEN} = 10 V, R_α = 1 Ω	Ch-2	-	17	35	
Fall time	t _f	$I_D = 10 \text{ A}, V_{GEN} = 10 \text{ V}, N_g = 132$	Ch-1	-	8	20	
- a	,		Ch-2	-	7	15	ns
Turn-on delay time	t _{d(on)}		Ch-1	-	14	30	
	-4(01)	Channel-1	Ch-2	-	15	30	
Rise time	t _r	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-1	-	53	100	_
	'	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	-	50	100	
Turn-off delay time	t _{d(off)}	Channel-2 C		-	10	20	
	u(on)	V_{DD} = 15 V, R_L = 1.5 Ω $I_D \cong$ 10 A, V_{GEN} = 4.5 V, R_a = 1 Ω	Ch-2	-	16	30	1 ns
Fall time	t _f	10 = 1071, VGEN = 4.5 V, Fig = 132	Ch-1	-	30	60	
			Ch-2	-	10	20	
Drain-Source Body Diode Characteri	Stics	l	0:4			40.4	1
Continuous source-drain diode current	I _S	T _C = 25 °C	Ch-1	-	-	13.4	-
			Ch-2	-	-	13.9 25	Α
Pulse diode forward current (t = $100 \mu s$)	I _{SM}		Ch-1 Ch-2	-	-	100	
		I _S = 5 A, V _{GS} = 0 V	Ch-2	-	0.87	1.2	
Body diode voltage	V_{SD}	I _S = 5 A, V _{GS} = 0 V	Ch-2		0.87	1.2	V
		IS = 10 A, VGS = 0 V	Ch-1	-	20	40	
Body diode reverse recovery time	t _{rr}		Ch-2	-	20	40	ns
		Channel-1	Ch-1	-	15	30	
Body diode reverse recovery charge	Q_{rr}	$I_F = 5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °\text{C}$	Ch-2	-	10	20	nC
			Ch-1	-	13	-	
Reverse recovery fall time	t _a	Channel-2 $I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2	-	12.5	-	1
_		. , , ,	Ch-1	-	7	-	ns
Reverse recovery rise time	t _b		Ch-2	-	7.5	-	1


Notes

- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Current Derating a


Power, Junction-to-Case

Note


a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




0.030


On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case

Note


a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?68128.



PowerPAIR® 3 x 3 Case Outline




	MILLIMETERS				INCHES				
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
Α	0.70	0.75	0.80	0.028	0.030	0.031			
A1	0.00		0.05	0.000		0.002			
b	0.35	0.40	0.45	0.014	0.016	0.018			
b1	0.20	0.25	0.38	0.008	0.010	0.015			
С	0.18	0.20	0.23	0.007	0.008	0.009			
D	2.90	3.00	3.10	0.114	0.118	0.122			
D2	2.35	2.40	2.45	0.093	0.094	0.096			
Е	2.90	3.00	3.10	0.114	0.118	0.122			
E1	0.94	0.99	1.04	0.037	0.039	0.041			
E2	0.47	0.52	0.57	0.019	0.020	0.022			
е		0.65 BSC			0.026 BSC				
K		0.25 typ.			0.010 typ.				
K1		0.35 typ.			0.014 typ.				
K2		0.30 typ.		0.012 typ.					
L	0.27	0.32	0.37	0.011	0.013	0.015			

ECIN. 112-0347-nev. C, 10-Juli-12

DWG: 5998



RECOMMENDED MINIMUM PAD FOR PowerPAIR® 3 x 3



Recommended PAD for PowerPAIR 3 x 3

Dimensions in millimeters (inches)

Keep-Out 3.5 mm x 3.5 mm for non terminating traces



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.