



Dual N-Channel 40 V (D-S) MOSFET

PRODUCT SUMMARY							
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A) ^a	Q _g (Typ.)				
40	0.020 at V _{GS} = 10 V	9.2	4.9				
40	0.023 at V _{GS} = 4.5 V	8.6	4.5				


FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET[®] Power MOSFET
- 100 % R_q and UIS Tested
- Compliant to RoHS Directive 2002/95/EC



APPLICATIONS

- CCFL Inverter
- DC/DC Converter
- HDD



N-Channel MOSFET

N-Channel MOSFET

		SO-8		
S ₁	1		8	D ₁
G ₁	2		7	D ₁
S_2	3		6	D_2
G_2	4		5	D_2
		Top View		

Ordering Information: Si4288DY-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS $(T_A = 1)$	25 °C, unless othe	rwise noted)			
Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V_{DS}	40	V		
Gate-Source Voltage		V_{GS}	± 20	<u> </u>	
	T _C = 25 °C		9.2		
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C	I_	7.4	1	
Continuous Diain Current (1) = 150 C)	T _A = 25 °C	I _D	7.4 ^{b, c}	1	
	T _A = 70 °C		5.9 ^{b, c}	Ī	
Pulsed Drain Current (10 μs Pulse Width)		I _{DM}	50	Α	
Source-Drain Current Diode Current	T _C = 25 °C	T _C = 25 °C	2.6	1 ^	
Source-Drain Current blode Current	T _A = 25 °C	'S	1.6 ^{b, c}	1	
Pulsed Source-Drain Current	I _{SM}	50			
Single Pulse Avalanche Current Single Pulse Avalanche Energy L = 0.1 mH		I _{AS}	10		
		E _{AS}	5		
	T _C = 25 °C		3.1		
Maximum Davier Dissination	T _C = 70 °C	P _D	2	w	
Maximum Power Dissipation	T _A = 25 °C	r _D	2 ^{b, c}	† vv	
	T _A = 70 °C		1.28 ^{b, c}	Ī	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to 150	°C		

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Тур.	Max.	Unit		
Maximum Junction-to-Ambient ^{b, d}	t ≤ 10 s	R _{thJA}	49	62.5	°C/W		
Maximum Junction-to-Foot (Drain)	Steady-State	R_{thJF}	30	40] 0, 11		

Notes:

- a. Based on T_C = 25 °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under steady state conditions is 120 $^{\circ}\text{C/W}.$

Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Typ. ^a	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	L = 250 uA		49		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 5.2			
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2		2.5	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			100	nA	
Zara Cata Valtana Brain Correct	ı	V _{DS} = 40 V, V _{GS} = 0 V			1		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40 V, V _{GS} = 0 V, T _J = 55 °C			10	μΑ	
On-State Drain Current ^b	I _{D(on)}	V _{DS} = 5 V, V _{GS} = 10 V	20			Α	
5	В	V _{GS} = 10 V, I _D = 10 A		0.0165	0.0200	Ω	
Drain-Source On-State Resistance ^b	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$		0.019	0.023		
Forward Transconductance ^b	g _{fs}	V _{DS} = 15 V, I _D = 10 A		35		S	
Dynamic ^a							
Input Capacitance	C _{iss}			580			
Output Capacitance	C _{oss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ MHz}$		100		pF	
Reverse Transfer Capacitance	C _{rss}			42			
	Qg	V _{DS} = 20 V, V _{GS} = 10 V, I _D = 10 A		10	15		
Total Gate Charge				4.9	7.4		
Gate-Source Charge	Q_{gs}	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$		1.5			
Gate-Drain Charge	Q _{gd}			1.5			
Gate Resistance	R_{g}	f = 1 MHz	0.6	2.7	5.4	Ω	
Turn-On Delay Time	t _{d(on)}			7	14		
Rise Time	t _r	$V_{DD} = 20 \text{ V}, R_L = 2 \Omega$		9	18		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		16	32		
Fall Time	t _f			8	16		
Turn-On Delay Time	t _{d(on)}			12	24	ns	
Rise Time	t _r	$V_{DD} = 20 \text{ V}, R_L = 2 \Omega$		10	20		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		13	26		
Fall Time	t _f			8	16		
Drain-Source Body Diode Characteristi	cs			"			
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			2.6	Α	
Pulse Diode Forward Current ^a	I _{SM}				50	Α	
Body Diode Voltage	V _{SD}	I _S = 3 A		0.77	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			15	30	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			7.5	15	nC	
Reverse Recovery Fall Time	t _a	$I_F = 5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		9			
Reverse Recovery Rise Time	t _b			6		ns	

Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$







TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







0.080

10 A


Source-Drain Diode Forward Voltage








Single Pulse Power, Junction-to-Ambient




Safe Operating Area




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating*






Power Derating, Junction-to-Ambient

 $^{^{\}star}$ The power dissipation P_D is based on T_{J(max)} = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg267078.



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INCHES			
DIM	Min	Max	Min	Max		
Α	1.35	1.75	0.053	0.069		
A ₁	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
Е	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050 BSC			
Н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
ECN: C-06527-Rev. I. 11-Sep-06						

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06

LON NOTE



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.