
Vishay Siliconix

Dual N-Channel 30 V (D-S) MOSFET With Schottky Diode



PRODUCT SUMMARY			
	CHANNEL-1	CHANNEL-2	
V _{DS} (V)	30	30	
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.0040	0.0019	
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.0067	0.0027	
Q _g typ. (nC)	7	17.3	
I _D (A) ^a	40	60	
Configuration	Dual		

FEATURES

- TrenchFET® Gen IV power MOSFET
- SkyFET[®] low side MOSFET with integrated Schottky

• 100 % R_q and UIS tested

 Material categorization: for definitions of compliance please see www.vishay.com/doc?99912




RoHS COMPLIANT

HALOGEN FREE

APPLICATIONS

- CPU core power
- Computer / server peripherals
- POI
- Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 6 x 5F
Lead (Pb)-free and halogen-free	SiZF918DT-T1-GE3

PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		V _{DS}	30	30	V
Gate-source voltage		V _{GS}	+20, -16	+16, -12	V
	T _C = 25 °C		40 ^a	60 ^a	
Continues during surrout (T. 150 °C)	T _C = 70 °C		40 a	60 a	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	23 b, c	35 b, c	
	T _A = 70 °C		18.4 ^{b, c}	28 ^{b, c}	
Pulsed drain current (t = 100 μs)		I _{DM}	130	100	A
	T _C = 25 °C		22	60 ^a	
Continuous source-drain diode current	T _A = 25 °C	I _S	2.8 b, c	6.1 b, c	
Single pulse avalanche current	Single pulse avalanche current		15	18	
Single pulse avalanche energy	L = 0.1 mH		11.3	16	mJ
	T _C = 25 °C		26.6	50	
Mandan and a sure disciplation	T _C = 70 °C		17	32	14/
Maximum power dissipation	T _A = 25 °C	P _D	3.4 b, c	3.7 b, c	W
	T _A = 70 °C	1 -	2.2 b, c	2.4 b, c	
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150		°C
Soldering recommendations (peak temper		260			

THERMAL RESISTANCE RATINGS								
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT	
PARAMETER		STIVIBUL	TYP.	MAX.	TYP.	MAX.	UNII	
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	30	37	27	34	°C/W	
Maximum junction-to-case (source)	Steady state	R_{thJC}	3.8	4.7	2	2.5	C/VV	

Notes

- a. Package limited
- b. Surface mounted on 1" x 1" FR4 board

S20-0024-Rev. B, 03-Feb-2020

- c. t = 10 s
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR 6 x 5F is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- f. Maximum under steady state conditions is 77 °C/W for channel-1 and 70 °C/W for channel-2



Vishay Siliconix

SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)								
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static			0.4		ı		l	
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	30	-	-		
<u> </u>			Ch-2	30	-	-		
Drain-source breakdown voltage (transient) ^c	V _{DSt}	$V_{GS} = 0 \text{ V}, t_{(transient)} = \leq 1 \mu \text{s}$	Ch-1	36	-	-	V	
(transient) -			Ch-2	36	-	-		
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.1	-	2.4		
		V 0VV .00V 10V	Ch-2	1.0	-	2.3		
Gate-source leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = +20 V, -16 V	Ch-1	-	-	± 100	nA	
		$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	Ch-2	-	-	± 100		
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-		1		
Zero Gate voltage drain current	I _{DSS}		Ch-2	-	20	350	μΑ	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55 ^{\circ}\text{C}$	Ch-1	-	-	5		
			Ch-2	-	200	3000		
On-state drain current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20	-	-	Α	
			Ch-2	20	- 0.0000	- 0.0040		
		$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	0.0029	0.0040		
Drain-source on-state resistance b	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	0.0012	0.0019	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	0.0047	0.0068		
		$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-	0.0018	0.0027		
Forward transconductance b	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-1	-	53	-	S	
_		$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		87	-		
Dynamic ^a	1		T		T		ı	
Input capacitance	C _{iss}		Ch-1	-	1060	-		
	-	Channel-1	Ch-2	-	2650	-		
Output capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1	-	600	-	pF	
	- 033		Ch-2	-	1240	-		
Reverse transfer capacitance	C _{rss}	Channel-2	Ch-1	-	45	-		
<u> </u>		$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	140	-		
C _{rss} /C _{iss} ratio			Ch-1	-	0.042	0.085		
			Ch-2		0.053	0.106		
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	14.6	22		
Total gate charge	Q_g	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	37	56		
0	9	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$	Ch-1		7	11		
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	17.4	27		
Gate-source charge	Q_{gs}	Channel-1	Ch-1	-	3	-	nC	
	90	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	6.1	-		
Gate-drain charge	Q_{gd}	Channel-2 $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$	Ch-1	-	1.5	-		
<u> </u>	gu		Ch-2	-	3.5	-		
Output charge	Q _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	14	-	_	
	-033	VD3 = 10 V, Vd3 = 0 V	Ch-2	-	31	-		
Gate resistance	R_{g}	f = 1 MHz	Ch-1	0.2	1	2	Ω	
	9		Ch-2	0.1	0.5	1		
Turn-on delay time	t _{d(on)}		Ch-1	-	17	35		
		Channel-1 V_{DD} = 15 V, R_L = 3 Ω	Ch-2	-	22	45		
Rise time		$V_{DD} = 15 \text{ V}, R_L = 3 \Omega$ $I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_q = 1 \Omega$	Ch-1 Ch-2	-	45	90		
-	-1			-	55	110	ns	
Turn-off delay time	t _{d(off)}	Th Channel-2		-	20	40		
	^L d(off)	$V_{DD} = 15 \text{ V}, R_L = 3 \Omega$	Ch-2	-	30	60		
Fall time	t _f	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		-	10	20		
	١ ٠١		Ch-2	-	10	20		



www.vishay.com

Vishay Siliconix


SPECIFICATIONS (T _J = 25 °C	, unless of	therwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Dynamic ^a							
Turn-on delay time	+		Ch-1	-	10	20	
Turr-on delay time	t _{d(on)}	Channel-1	Ch-2	1	15	30	1
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_L = 3 \Omega$ $I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_a = 1 \Omega$	Ch-1	1	5	10	
nise time	чr	1D = 3 A, VGEN = 10 V, Fig = 1.32	Ch-2	-	26	50	20
Turn-off delay time	+	Channel-2	Ch-1	1	20	40	ns
rum-on delay time	t _{d(off)}		Ch-2	ı	30	60	1
Fall time		$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	5	10	
raii tiirie	t _f		Ch-2 -	5	10		
Drain-Source Body Diode Characteris	stics						
Continuous source-drain diode current	l.	T _C = 25 °C	Ch-1	-	-	22	
Continuous source-drain diode current	I _S	1C = 23 C	Ch-2	ı	ı	60	Α
Pulse diode forward current ^a			Ch-1	ı	1	130	^
ruise diode forward current -	I _{SM}		Ch-2	1	1	100	
Body diode voltage	V	$I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	ı	8.0	1.2	V
Body diode voltage	V_{SD}	$I_{S} = 3 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2	ı	0.4	0.6	V
Body diode reverse recovery time			Ch-1	-	32	70	20
Body diode reverse recovery time	t _{rr}		Ch-2	1	55	110	ns
Body diode reverse recovery charge	Q _{rr}	Channel-1 $I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$	Ch-1	1	24	50	nC
Body diode reverse recovery charge		η = 10 A, αναι = 100 A μ3, 1 μ = 25 ° C	Ch-2	-	66	135	110
Poverse receivery fall time	t _a	Channel-2	Ch-1	-	18	-	
Reverse recovery fall time		Channel-2 . I _F = 5 A, di/dt = 100 A/µs, T _{.I} = 25 °C	Ch-2	-	27	-	ns
Povorce recovery rice time	t _b	, , , , , , , , , , , , , , , , , , , ,	Ch-1	1	14	-	115
Reverse recovery rise time			Ch-2	-	28	-	

Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %
- c. Based on characterization, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000








Current Derating a

Power, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Reverse Current (Schottky)





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient








Current Derating a

Power, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?75963.



PowerPAIR® 6 x 5 F Case Outline



DIMENCION		MILLIMETERS		INCHES				
DIMENSION	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80	0.028	0.030	0.031		
A1	0.00	-	0.10	0.000	-	0.004		
b	0.35	0.41	0.46	0.014	0.016	0.018		
b1		0.38 ref.		0.015 ref.				
С	0.15	0.20	0.25	0.006	0.008	0.010		
D	4.90	5.00	5.10	0.193	0.197	0.201		
D1	3.26	3.31	3.36	0.128	0.130	0.132		
D2	4.20	4.30	4.40	0.165	0.169	0.173		
D3	4.15	4.20	4.25	0.163	0.163 0.165			
Е	5.90	6.00	6.10	0.232	2 0.236			
E1	2.50	2.55	2.60	0.098	0.100	0.102		
E2	0.87	0.92	0.97	0.034	0.036	0.038		
е		1.27 BSC	0.050 BSC					
e1		3.81 BSC		0.150 BSC				
K	0.52	0.57	0.62	0.020	0.022	0.024		
K1	0.69	0.74	0.79	0.027	0.029	0.031		
K2	0.60	0.65	0.70	0.024	0.026	0.028		
K3	0.39 BSC				0.015 BSC			
K4	0.50	0.55	0.60	0.020	0.022	0.024		
K5	0.25	0.30	0.35	0.010	0.012	0.014		
K6	0.40	0.45	0.50	0.016	0.018	0.020		
K7	0.35	0.40	0.45	0.014	0.016	0.018		
K8	0.30	0.35	0.40	0.012	0.014	0.016		
L	0.33	0.43	0.53	0.013	0.017	0.021		
L1	1.31	1.36	1.41	0.052	0.054	0.056		
L2		0.20 ref.		0.008 ref.				

ECN: T20-0097-Rev. C, 25-Feb-2020

DWG: 6043


Note

• Millimeters will govern

Revision: 25-Feb-2020 1 Document Number: 67777



Recommended Minimum PADs for PowerPAIR® 6 x 5F



Note

• Dimensions in millimeters



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.