
Vishay Siliconix


Dual N-Channel 30 V (D-S) MOSFETs




PRODUCT SUMMARY							
	CHANNEL-1	CHANNEL-2					
V _{DS} (V)	30	30					
$R_{DS(on)}$ max. (Ω) at V_{GS} = 10 V	0.092	0.005					
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.0155	0.0075					
Q _g typ. (nC)	3.7	6.3					
I _D (A) ^a	33.6	63					
Configuration	Dual						

FEATURES

- TrenchFET® Gen IV power MOSFETs
- 100 % R_g and UIS tested






· Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



APPLICATIONS

- · CPU core power
- Computer / server peripherals
- POL
- Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION							
PowerPAIR 3 x 3							
SiZ340DDT-T1-GE3							
Lead (Pb)-free and halogen-free SiZ340DDT-T1-GE3 ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, unless otherwise noted)							
	SiZ340DDT-T1-GE3	SiZ340DDT-T1-GE3					

ABSOLUTE MAXIMUM RATINGS (TA =	= 25 °C, unless	otherwise n	oted)		
PARAMETER		SYMBOL	CHANNEL-1	CHANNEL-2	UNIT
Drain-source voltage		V_{DS}	30	30	V
Gate-source voltage	V_{GS}	+20, -16	+20, -16	V	
	T _C = 25 °C		33.6	63	
Continuous drain surrent /T 150 °C\	T _C = 70 °C	1 .	26.9	50	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	- I _D -	15.8 b, c	23 b, c	
	T _A = 70 °C		12.6 b, c	18 ^{b, c}	۸
Pulsed drain current (100 µs pulse width)	I _{DM}	100	150	Α	
Continuous source drain diode current	T _C = 25 °C	I _S	13.9	26	
Continuous source drain diode current	T _A = 25 °C		3.1 b, c	3.5 b, c	
Single pulse avalanche current	L = 100 mH	I _{AS}	10	15	
Single pulse avalanche energy	L=1001111	E _{AS}	5	11	mJ
	T _C = 25 °C	P _D	16.7	31	
Maximum power dissipation	T _C = 70 °C		10.7	20	W
	T _A = 25 °C		3.7 b, c	4.2 b, c	VV
	T _A = 70 °C		2.4 b, c	2.7 b, c	
Operating junction and storage temperature range		T _J , T _{stq}	-55 to +150 260		°C
Soldering recommendations (peak temperature) d					C

THERMAL RESISTANCE RATINGS								
PARAMETER		SYMBOL	CHANNEL-1		CHANNEL-2		UNIT	
PARAMETER		STINIBUL	TYP.	MAX.	TYP.	MAX.	UNII	
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	27	34	24	30	°C/W	
Maximum junction-to-case (drain)	Steady state	$R_{th,IC}$	6	7.5	3.2	4	C/VV	

Notes

- T_C = 25 °C
- Surface mounted on 1" x 1" FR4 board
- See solder profile (www.vishav.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 69 °C/W for channel-1 and 64 °C/W for channel-2



Vishay Siliconix

PARAMETER	ECIFICATIONS (T _J = 25 °C, unless otherwise noted) RAMETER SYMBOL TEST CONDITIONS			MIN.	MIN. TYP.		UNIT
Static						L	
Drain-source breakdown voltage	W	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	30	-	-	V
	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30	=	-	, v
V. Tananasi aras (fizia)	T	I _D = 10 mA	Ch-1	-	21	-	
V _{DS} Temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = 10 mA	Ch-2	-	23.1	-	m\//°C
V Tampayati wa aaaffialant	AV /T	I _D = 250 μA	Ch-1	-	-4.0	-	mV/°C
V _{GS(th)} Temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2	-	-4.9	-	
Gate threshold voltage	V	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	Ch-1	1.1	-	2.4	V
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.1	-	2.4	T *
Gate source leakage		$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V} / -16 \text{ V}$	Ch-1	-	-	100	† .
	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V} / -16 \text{ V}$	Ch-2	-	-	100	nA
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	-	1	
7	.	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	-	-	1	μΑ
Zero gate voltage drain current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C	Ch-1	-	-	10	
		V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C	Ch-2	-	-	10	Ī
Drain-source on-state resistance ^b		$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	0.0075	0.0092	Ω
		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	0.0041	0.005	
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$	Ch-1	-	0.012	0.0155	
		V _{GS} = 4.5 V, I _D = 15 A	Ch-2	-	0.006	0.0075	1
Forward transconductance b g		$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	23	-	S
	9fs	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	55	-	
Dynamic ^a							
Input capacitance	0		Ch-1	=	500	-	
Input capacitance	C _{iss}		Ch-2	-	960	-	
Output capacitance		Channel-1	Ch-1	-	235	-	pF
Output capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	420	-	
Daylaraa transfar aanaaitanaa	-	Channel-2	Ch-1	=	30	-	
Reverse transfer capacitance	C_{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	25	-	
0 /0			Ch-1	-	0.062	0.12	
C _{rss} /C _{iss} ratio			Ch-2	-	0.033	0.066	
		V _{DS} = 15 V, V _{GS} = 10 V, I _D = 15 A	Ch-1	-	8.4	12.6	
		V _{DS} = 15 V, V _{GS} = 10 V, I _D = 20 A	Ch-2	-	14	21	nC
Total gate charge	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	Ch-1	-	4.0	6.0	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	6.3	9.5	
Gate-source charge	Q _{gs}	Channel-1 V _{DS} = 15 V, V _{GS} = 4.5 V, I _D = 15 A	Ch-1	-	2.2	-	
			Ch-2	-	3.5	-	
Gate-drain charge	Q _{gd}	Channel-2	Ch-1	-	1.0	-	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	1.3	-	
O La Labarra	Q _{oss}	V _{DS} = 15 V, V _{GS} = 0 V	Ch-1	-	5.7	-	1
Output charge			Ch-2	-	11	-	1
Gate resistance			Ch-1	0.2	1.2	2	
	R_g	f = 1 MHz	Ch-2	0.2	1.1	2	Ω

www.vishay.com

Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Dynamic ^a							
Turn-on delay time	+		Ch-1	-	10	20	
Turn-on delay time	t _{d(on)}	Channel-1	Ch-2	-	10	20	
Rise time	t _r	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1	-	20	40	
Tilse time	٠ŗ	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2	-	5	10	
Turn-off delay time	t _{d(off)}	Channel-2	Ch-1	-	13	25	
Turn on dolay time	•а(оп)	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$	Ch-2	-	16	33	
Fall time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	5	10	ns
Tan time	4		Ch-2	-	5	10	
Turn-on delay time	+		Ch-1	-	12	25	113
Turn-on delay time	t _{d(on)}	Channel-1	Ch-2	-	15	30	
Rise time	+	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1	-	100	200	
Tise time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	-	80	160	
Turn-off delay time	t _{d(off)}	Channel-2	Ch-1	-	10	20	
		$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2	-	13	30	
Fall time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	10	20	
i all time	чf		Ch-2	-	7	15	
Drain-Source Body Diode Characteri	stics						
Continuous source-drain diode current	Is	T _C = 25 °C	Ch-1	-	-	13.9	
Continuous source-drain diode current	iS	10 - 23 0	Ch-2	-	-	26	A
Pulse diode forward current (t = 100 μs)	I _{SM}		Ch-1	-	-	100	_ ^
r dise diode forward current (t = 100 μs)	iSM		Ch-2	-	-	150	
Body diode voltage	V _{SD}	$I_{S} = 8 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	-	0.83	1.2	V
body diode voltage		$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2	-	0.80	1.2	'
Pody diada rayarsa rasayary tima	t _{rr}		Ch-1	-	15	30	ns
Body diode reverse recovery time			Ch-2	-	21	40	115
Body diode reverse recovery charge	Q _{rr}	Channel-1 $I_F = 10 \text{ A}$, di/dt = 100 A/ μ s, $T_J = 25 ^{\circ}\text{C}$	Ch-1	-	4	10	nC
			Ch-2	-	9	18	110
Reverse recovery fall time	t _a	Channel-2	Ch-1	-	7.5	-	
		$I_F = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2	-	9	-	no
Reverse recovery rise time	t _b		Ch-1	-	7.5	-	ns
			Ch-2	-	12	-	

Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




 $\label{eq:TJ-Junction} T_{J} \text{ - Junction Temperature (°C)}$ On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient





Safe Operating Area, Junction-to-Ambient

Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified








Power, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics





Capacitance




On-Resistance vs. Junction Temperature









Source-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient





Safe Operating Area, Junction-to-Ambient

Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified









Power, Junction-to-Case

a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?61551.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.