
Vishay Siliconix

## Dual N-Channel 30 V (D-S) MOSFET



PRODUCT SUMMARY								
	CHANNEL-1	CHANNEL-2						
V <sub>DS</sub> (V)	30	30						
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 10 \text{ V}$	0.00245	0.00075						
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 4.5 \text{ V}$	0.00380	0.00120						
Q <sub>g</sub> typ. (nC)	8.5	35						
I <sub>D</sub> (A) <sup>a</sup>	88	248						
Configuration	Dual							


#### **FEATURES**

- TrenchFET® Gen V power MOSFET
- 100 % R<sub>q</sub> and UIS tested
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



#### APPLICATIONS

- CPU core power
- Computer / server peripherals
- Synchronous buck converter
- Telecom DC/DC



Document Number: 63037

ORDERING INFORMATION	
Package	PowerPAIR 6 x 5F
Lead (Pb)-free and halogen-free	SiZF928DT-T1-GE3

<b>ABSOLUTE MAXIMUM RATIN</b>	I <b>GS</b> (T <sub>A</sub> = 25 °C	C, unless othe	erwise noted)		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		V <sub>DS</sub>	30	30	.,
Gate-source voltage		$V_{GS}$	+16, -12	+16, -12	V
	T <sub>C</sub> = 25 °C		88	248	
Continuous dusin surrent (T. 150 %C)	T <sub>C</sub> = 70 °C	1 . [	70	198	
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	33 b, c	61 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		26 <sup>b, c</sup>	49 <sup>b, c</sup>	_
Pulsed drain current (t = 100 µs)		I <sub>DM</sub>	150	400	A
Oction and advised to the control	T <sub>C</sub> = 25 °C		26	67	
Continuous source-drain diode current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	3.6 b, c	7.4 <sup>b, c</sup>	
Single pulse avalanche current	1 0411	I <sub>AS</sub>	20	50	
Single pulse avalanche energy  L = 0.1 mH		E <sub>AS</sub>	20	125	mJ
	T <sub>C</sub> = 25 °C		28	74	
Maritan and a district and a	T <sub>C</sub> = 70 °C		18	47	
Maximum power dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	3.9 b, c	4.5 b, c	W
	T <sub>A</sub> = 70 °C	1	2.5 b, c	2.9 b, c	
Operating junction and storage temperatu	T <sub>J</sub> , T <sub>stg</sub>	-55 to	- °C		
Soldering recommendations (peak tempe		26			

THERMAL RESISTANCE RAT	INGS						
DADAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
PARAMETER		STIVIDUL	TYP.	MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, f	t ≤ 10 s	$R_{thJA}$	25	32	22	28	°C/W
Maximum junction-to-case (source)	Steady state	$R_{thJC}$	3.5	4.4	1.3	1.7	C/VV

#### Notes

- a.  $T_C = 25 \,^{\circ}C$
- b. Surface mounted on 1" x 1" FR4 board

S22-0997 Rev. B, 05-Dec-2022

- See solder profile (<a href="https://www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 65 °C/W for channel-1 and 65 °C/W for channel-2



## Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static				l .	•	l	
Drain-source breakdown voltage	V	V -0VI -1mA	Ch-1	30	-	-	
	V <sub>DS</sub>	$V_{GS} = 0 V$ , $I_D = 1 mA$	Ch-2	30	-	-	V
Cata acurae threshold voltage		$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	Ch-1	1	-	2	V
Gate-source threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 230 μA	Ch-2	1	-	2	
Gate-source leakage	1	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	Ch-1	-	-	± 100	nA
Gate-Source leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	Ch-2	-	-	± 100	ΠA
		$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	-	1	
Zero Gate voltage drain current	lana	VDS - 24 V, VGS - 0 V	Ch-2	-	-	1	μA
zero date voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C	Ch-1	-	-	5	μΑ
		V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V, I <sub>J</sub> = 33 C	Ch-2	-	-	5	
On-state drain current <sup>b</sup>	I	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20	-	-	Α
On-State drain current	I <sub>D(on)</sub>	VDS ≥ 3 V, VGS = 10 V	Ch-2	20	ī	-	ζ.
		$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	0.00180	0.00245	
Dynin anywan an atata yanistanan h	<sub>D</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A	Ch-2	-	0.00053	0.00075	0
Drain-source on-state resistance b	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	0.00270	0.00380	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	0.00082	0.00120	
Forward transconductance b	_	$V_{DS} = 15 \text{ V}, I_D = 40 \text{ A}$	Ch-1	-	97	-	0
	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 50 A	Ch-2		175	-	S
Dynamic <sup>a</sup>							
Input capacitance	)		Ch-1	-	1265	-	
при сараспансе	C <sub>iss</sub>	<u> </u>	Ch-2	-	5650	-	
Output conscitores	0	Channel-1 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1	-	455	-	pF
Output capacitance	C <sub>oss</sub>	VDS = 10 V, VGS = 0 V, 1 = 1 WH12	Ch-2	-	1796	-	
Devenue transfer conscitance	0	01 10	Ch-1	-	30	-	
Reverse transfer capacitance	C <sub>rss</sub>	Channel-2 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	125	-	
0 /0		VDS = 10 V, VGS = 0 V, I = 1 IIII IZ	Ch-1	-	0.023	0.046	
C <sub>rss</sub> /C <sub>iss</sub> ratio			Ch-2		0.023	0.046	
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	18.5	28	
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	77	116	
Total gate charge	$Q_g$	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A	Ch-1		8.5	12.8	
		V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A	Ch-2	-	35	53	
		Channel-1	Ch-1	-	3.9	-	nC
Gate-source charge	$Q_{gs}$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	17	-	
Gate-drain charge	Q <sub>gd</sub>	Channel-2 $V_{DS} = 15 \text{ V, } V_{GS} = 4.5 \text{ V, } I_D = 10 \text{ A}$	Ch-1	-	1.6	-	
			Ch-2	-	5.2	-	
	Q <sub>oss</sub>		Ch-1	-	13	-	
Output charge		$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	-	51	-	
Output onlings							
Gate resistance	R <sub>g</sub>	f = 1 MHz	Ch-1	0.2	1	2	Ω

www.vishay.com

## Vishay Siliconix


PARAMETER	ER SYMBOL TEST CONDITIONS			MIN.		MAX.	UNIT	
Dynamic <sup>a</sup>								
Turn-on delay time	+		Ch-1	-	20	40		
Turn-on delay time	t <sub>d(on)</sub>	Channel-1	Ch-2	-	38	80		
Rise time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	92	185	]	
Thise time	۱۲		Ch-2	-	95	190		
Turn-off delay time	t ,, ,,	Channel-2	Ch-1	-	22	45		
Turn-on delay time	t <sub>d(off)</sub>	$V_{DD} = 15 \text{ V}, R_L = 3 \Omega$	Ch-2	-	46	90		
Fall time	t <sub>f</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	6	15		
i dii tiirie	4		Ch-2	-	17	35	ne	
Turn-on delay time	<b>+</b>		Ch-1	-	11	20	ns -	
Turn-on delay time	t <sub>d(on)</sub>	Channel-1	Ch-2	-	18	40		
Rise time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 3 $\Omega$ $I_D \cong$ 10 A, $V_{GEN}$ = 10 V, $R_\alpha$ = 1 $\Omega$	Ch-1	-	5	10		
nise time	۱۲	1D = 1071, VGEN - 10 V, Ng - 122	Ch-2	-	48	100		
Turn-off delay time		Observat O	Ch-1	-	22	45		
Turn-on delay time	t <sub>d(off)</sub>	Channel-2 $V_{DD} = 15 \text{ V}, R_L = 3 \Omega$	Ch-2	-	45	90		
E-III Co.	t <sub>f</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	5	10	]	
Fall time	Lf	•	Ch-2	-	10	20		
<b>Drain-Source Body Diode Characteris</b>	stics							
Continuous source-drain diode current	Is	T <sub>C</sub> = 25 °C	Ch-1	-	ı	26	A	
Continuous source-drain diode current	is	10 - 23 0	Ch-2	-	-	67		
Pulse diode forward current <sup>a</sup>	I <sub>SM</sub>		Ch-1	-	-	150		
ruise diode forward current	ISM		Ch-2	-	ı	400		
Body diode voltage	$V_{SD}$	$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	-	0.78	1.1	V	
Body Glode Voltage	V <sub>SD</sub>	$I_{S} = 3 A, V_{GS} = 0 V$	Ch-2	-	0.75	1.1	v	
Body diode reverse recovery time	+		Ch-1	-	20	40	ns	
Body diode reverse recovery time	t <sub>rr</sub>	Channel-1	Ch-2	-	50	100	113	
Dody diede voyere veesvan eheree		$I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$ $T_{.1} = 25 ^{\circ}\text{C}$	Ch-1	-	10	20	nC	
Body diode reverse recovery charge	$Q_{rr}$	13 - 23 - 3	Ch-2	-	50	100	110	
Reverse recovery fall time	t <sub>a</sub>	Ohannal O	Ch-1	-	11.5	-		
neverse recovery fall tillle		Channel-2 $I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	Ch-2	-	26			
Powerce recovery rice time	+.	$T_{J} = 25  ^{\circ}\text{C}$	Ch-1	-	8.5	-	ns	
Reverse recovery rise time	t <sub>b</sub>		Ch-2	-	24	-	1	

#### Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width  $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







#### **Output Characteristics**




On-Resistance vs. Drain Current






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







#### Source-Drain Diode Forward Voltage




**Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient





Safe Operating Area, Junction-to-Ambient

#### Note

a.  $V_{GS} > minimum \ V_{GS}$  at which  $R_{DS(on)}$  is specified








Power, Junction-to-Case


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







#### **Output Characteristics**




On-Resistance vs. Drain Current






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




**Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient





Safe Operating Area, Junction-to-Ambient

#### Note

a.  $V_{GS} > minimum V_{GS}$  at which  $R_{DS(on)}$  is specified








Power, Junction-to-Case


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?63037">www.vishay.com/ppg?63037</a>.



# PowerPAIR® 6 x 5 F Case Outline



DIMENCION		MILLIMETERS		INCHES			
DIMENSION	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	-	0.10	0.000	-	0.004	
b	0.35	0.41	0.46	0.014	0.016	0.018	
b1		0.38 ref.			0.015 ref.		
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	4.90	5.00	5.10	0.193	0.197	0.201	
D1	3.26	3.31	3.36	0.128	0.130	0.132	
D2	4.20	4.30	4.40	0.165	0.169	0.173	
D3	4.15	4.20	4.25	0.163	0.165	0.167	
Е	5.90	6.00	6.10	0.232	0.236	0.240	
E1	2.50	2.55	2.60	0.098	0.100	0.102	
E2	0.87	0.92	0.97	0.034	0.036	0.038	
е		1.27 BSC	27 BSC 0.050 BSC		0.050 BSC		
e1		3.81 BSC			0.150 BSC		
K	0.52	0.57	0.62	0.020	0.022	0.024	
K1	0.69	0.74	0.79	0.027	0.029	0.031	
K2	0.60	0.65	0.70	0.024	0.026	0.028	
K3	0.39 BSC				0.015 BSC		
K4	0.50	0.55	0.60	0.020	0.022	0.024	
K5	0.25	0.30	0.35	0.010	0.012	0.014	
K6	0.40	0.45	0.50	0.016	0.018	0.020	
K7	0.35	0.40	0.45	0.014	0.016	0.018	
K8	0.30	0.35	0.40	0.012	0.014	0.016	
L	0.33	0.43	0.53	0.013	0.017	0.021	
L1	1.31	1.36	1.41	0.052	0.054	0.056	
L2		0.20 ref.			0.008 ref.		

ECN: T20-0097-Rev. C, 25-Feb-2020

DWG: 6043


#### Note

• Millimeters will govern

Revision: 25-Feb-2020 1 Document Number: 67777



# Recommended Minimum PADs for PowerPAIR® 6 x 5F



## Note

• Dimensions in millimeters



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.