



# **E Series Power MOSFET**



PRODUCT SUMMARY				
$V_{DS}$ (V) at $T_J$ max.	85	50		
R <sub>DS(on)</sub> typ. (Ω) at 25 °C	$V_{GS} = 10 \text{ V}$	0.250		
Q <sub>g</sub> max. (nC)	62			
Q <sub>gs</sub> (nC)	8			
Q <sub>gd</sub> (nC)	18			
Configuration	Single			

#### **FEATURES**

- Low figure-of-merit (FOM) Ron x Qa
- Low effective capacitance (C<sub>o(er)</sub>)



Avalanche energy rated (UIS)

 Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912"><u>www.vishay.com/doc?99912</u></a>



#### **APPLICATIONS**

- · Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
  - Welding
  - Induction heating
  - Motor drives
  - Battery chargers
  - Solar (PV inverters)

ORDERING INFORMATION				
Package	D2PAK (TO-263)			
Lead (Pb)-free and halogen-free	SiHB17N80AE-GE3			
Tape and reel	SIHB17N80AE-T1-GE3 SIHB17N80AE-T5-GE3			

<b>ABSOLUTE MAXIMUM RATINGS</b>	$(T_C = 25  ^{\circ}C,  unl)$	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-source voltage			V <sub>DS</sub>	800	V
Gate-source voltage			$V_{GS}$	± 30	v
Continuous drain surrent /T 150 °C)	V <sub>GS</sub> at 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$	I <sub>D</sub>	15	А
Continuous drain current (T <sub>J</sub> = 150 °C)	VGS at 10 V	T <sub>C</sub> = 100 °C		10	
Pulsed drain current <sup>a</sup>			I <sub>DM</sub>	32	
Linear derating factor				1.4	W/°C
Single pulse avalanche energy b			E <sub>AS</sub>	127	mJ
Maximum power dissipation			$P_{D}$	179	W
Operating junction and storage temperature range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-source voltage slope $T_J = 125 ^{\circ}\text{C}$			dv/dt	100	V/ns
Reverse diode dv/dt <sup>d</sup>				17	V/ns
Soldering recommendations (peak temperature) c For 10 s				260	°C

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature
- b.  $V_{DD}$  = 140 V, starting  $T_J$  = 25 °C, L = 28.2 mH,  $R_q$  = 25  $\Omega$ ,  $I_{AS}$  = 3 A
- c. 1.6 mm from case
- d.  $I_{SD} \leq I_{D}$ , di/dt = 100 A/ $\mu$ s, starting  $T_{J}$  = 25 °C



# Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum junction-to-ambient	R <sub>thJA</sub>	-	62	°C/W	
Maximum junction-to-case (drain)	$R_{thJC}$	-	0.7	C/VV	

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							•
Drain-source breakdown voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		800	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.8	-	V/°C
Gate-source threshold voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	· V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	-	4	V
Coto pouros logicos	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA
Gate-source leakage		,	$V_{GS} = \pm 30 \text{ V}$	-	-	± 1	μΑ
Zava sata valtasa duain augusat		V <sub>DS</sub> =	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}$		-	1	_
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = 640 V	, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	10	μA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8.5 A	-	0.250	0.290	Ω
Forward transconductance a	9 <sub>fs</sub>	V <sub>DS</sub> =	= 10 V, I <sub>D</sub> = 8.5 A	-	7.1	-	S
Dynamic							
Input capacitance	C <sub>iss</sub>		V <sub>GS</sub> = 0 V,	-	1260	-	
Output capacitance	C <sub>oss</sub>	,	$V_{DS} = 100 \text{ V},$	-	56	-	1
Reverse transfer capacitance	C <sub>rss</sub>		f = 1 MHz		5	-	
Effective output capacitance, energy related	C <sub>o(er)</sub>	V <sub>DS</sub> = 0 V to 480 V, V <sub>GS</sub> = 0 V		-	40	-	pF
Effective output capacitance, time related	C <sub>o(tr)</sub>			-	245	-	
Total gate charge	Qg		V <sub>GS</sub> = 10 V		41	62	
Gate-source charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V			8	-	nC
Gate-drain charge	Q <sub>gd</sub>	1		-	18	-	
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DD</sub> = 640 V, I <sub>D</sub> = 8.5 A,		-	21	42	
Rise time	t <sub>r</sub>			-	23	46	1
Turn-off delay time	t <sub>d(off)</sub>	V <sub>GS</sub> =	$=$ 10 V, R <sub>g</sub> = 9.1 $\Omega$	-	45	90	ns
Fall time	t <sub>f</sub>	7		-	31	62	
Gate input resistance	$R_g$	f = 1 MHz, open drain		0.2	0.5	1.1	Ω
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous source-drain diode current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	15	
Pulsed diode forward current	I <sub>SM</sub>			-	-	32	A
Diode forward voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 8.5 A, V <sub>GS</sub> = 0 V		-	-	1.2	V
Reverse recovery time	t <sub>rr</sub>			-	314	628	ns
Reverse recovery charge	Q <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = I <sub>S</sub> = 8.5 A, di/dt = 100 A/ $\mu$ s, V <sub>R</sub> = 25 V		-	4	8	μC
Reverse recovery current	I <sub>RRM</sub>			-	21	-	A



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Coss and Eoss vs. VDS






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area



a. V<sub>GS</sub> > minimum V<sub>GS</sub> at which R<sub>DS(on)</sub> is specified




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Transient Thermal Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



#### Peak Diode Recovery dv/dt Test Circuit






Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?92340">www.vishay.com/ppg?92340</a>.





### **TO-263AB (HIGH VOLTAGE)**







View A - A

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIMETERS		INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
D1	6.86	-	0.270	-	
Е	9.65	10.67	0.380	0.420	
E1	6.22	-	0.245	i	
е	2.54 BSC		0.100 BSC		
Н	14.61	15.88	0.575	0.625	
L	1.78	2.79	0.070	0.110	
L1	-	1.65	ı	0.066	
L2	-	1.78	-	0.070	
L3	0.25 BSC		0.010 BSC		
L4	4.78	5.28	0.188	0.208	

ECN: S-82110-Rev. A, 15-Sep-08

DWG: 5970

#### Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





## RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



# **Legal Disclaimer Notice**

Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.