


Power MOSFET



PRODUCT SUMMARY					
V _{DS} (V)	600				
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	4.4			
Q _g max. (nC)	18				
Q _{gs} (nC)	3.0				
Q _{gd} (nC)	8.9				
Configuration	Single				

FEATURES

- Dynamic dV/dt rating
- · Repetitive avalanche rated
- · Fast switching
- · Ease of paralleling
- Simple drive requirements
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

Note

* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220AB package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220AB contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION			
Package	TO-220AB		
Lead (Pb)-free	IRFBC20PbF		
Lead (Pb)-free and halogen-free	IRFBC20PbF-BE3		

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-source voltage			V _{DS}	600	V	
Gate-source voltage			V_{GS}	± 20		
Continuous drain current	V _{GS} at 10 V	T _C = 25 °C	,	2.2	А	
		T _C = 100 °C	I _D	1.4		
Pulsed drain current ^a			I _{DM}	8.0		
Linear derating factor				0.40	W/°C	
Single pulse avalanche energy b			E _{AS}	84	mJ	
Repetitive avalanche current ^a			I _{AR}	2.2	Α	
Repetitive avalanche energy ^a			E _{AR}	5.0	mJ	
Maximum power dissipation	T _C = 25 °C		P _D	50	W	
Peak diode recovery dV/dt ^c			dV/dt	3.0	V/ns	
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +150	°C	
Soldering recommendations (peak temperature) ^d	For	10 s		300		
Maunting towns	6-32 or M3 screw			10	lbf ⋅ in	
Mounting torque				1.1	N⋅m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. V_{DD} = 50 V, starting T_J = 25 °C, L = 31 mH, R_q = 25 Ω , I_{AS} = 2.2 A (see fig. 12)
- c. $I_{SD} \le 2.2 \text{ A}$, $dI/dt \le 40 \text{ A/}\mu\text{s}$, $V_{DD} \le V_{DS}$, $T_J \le 150 \text{ °C}$
- d. 1.6 mm from case



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum junction-to-ambient	R _{thJA}	-	62		
Case-to-sink, flat, greased surface	R _{thCS}	0.50	-	°C/W	
Maximum junction-to-case (drain)	R _{thJC}	-	2.5		

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		600	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.88	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} =	$V_{DS} = V_{GS}, I_D = 250 \mu A$		-	4.0	V
Gate-source leakage	I _{GSS}	,	V _{GS} = ± 20 V		-	± 100	nA
Zava gata valtaga dyain avyyant		V _{DS} = 600 V, V _{GS} = 0 V		-	-	100	μА
Zero gate voltage drain current	I _{DSS}	$V_{DS} = 480V$	$V_{DS} = 480V, V_{GS} = 0 V, T_{J} = 125 ^{\circ}C$		-	500	
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 1.3 A ^b	-	-	4.4	Ω
Forward transconductance	9 _{fs}	V _{DS} = 50 V, I _D = 1.3 A ^b		1.4	-	-	S
Dynamic							
Input capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz, see fig. 5}$		-	350	-	pF
Output capacitance	C _{oss}			-	48	-	
Reverse transfer capacitance	C _{rss}			_	8.6	-	
Total gate charge	Q_g			-	-	18	
Gate-source charge	Q _{gs}	$V_{GS} = 10 \text{ V}$ $I_D = 2.0 \text{ A}, V_{DS} = 360 \text{ V}$ see fig. 6 and 13 b		-	-	3.0	nC
Gate-drain charge	Q _{gd}			_	-	8.9	
Turn-on delay time	t _{d(on)}	$V_{DD} = 300 \text{ V}, I_{D} = 2.0 \text{ A}$ $R_{g} = 18 \Omega, R_{D} = 150 \Omega$ see fig. 10 b		-	10	-	ns
Rise time	t _r			-	23	-	
Turn-off delay time	t _{d(off)}			_	30	-	
Fall time	t _f			-	25	-	
Gate input resistance	Rg	f = 1 MHz, open drain		1.2	-	7.4	Ω
Internal drain inductance	L_D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH
Internal source inductance	L _S			-	7.5	-	""
Drain-Source Body Diode Characteristic	s						•
Continuous source-drain diode current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	2.2	_
Pulsed diode forward current ^a	I _{SM}			-	-	8.0	A
Body diode voltage	V_{SD}	T _J = 25 °C, I _S = 2.2 A, V _{GS} = 0 V b		-	-	2.0	V
Body diode reverse recovery time	t _{rr}	T.1 =	$T_J = 25 ^{\circ}\text{C}, I_F = 2.0 \text{A},$		290	580	ns
Body diode reverse recovery charge	Q _{rr}	$dI/dt = 100 \text{ A/}\mu\text{s}^{b}$		-	0.67	1.3	μC
Forward turn-on time	t _{on}	Intrinsic tu	rn-on time is negligible (turr	-on is doi	minated b	by L _S and	L _D)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



S21-0868-Rev. C, 16-Aug-2021

Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91106.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.