COMPLIANT

HALOGEN

FREE




Dual N-Channel 70 V (D-S) MOSFETs




PRODUCT SUMMARY		
	CHANNEL-1	CHANNEL-2
V _{DS} (V)	70	70
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.0161	0.0161
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.0209	0.0209
Q _g typ. (nC)	6.1	6.1
I _D (A) ^a	32.5	32.5
Configuration	Du	ıal

FEATURES








Optimized Q_{as}/Q_{as} ratio improves switching

• Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- POL
- Synchronous buck converter
- Telecom DC/DC
- · Resonant converters
- Motor drive control



ORDERING INFORMATION	
Package	PowerPAIR 3 x 3S
Lead (Pb)-free and halogen-free	SiZ254DT-T1-GE3
ABSOLUTE MAXIMUM RATINGS (T _A = 25	o°C, unless otherwise noted)

ABSOLUTE MAXIMUM RATINGS ($\Gamma_A = 25 ^{\circ}\text{C}$, unless	otherwise n	oted)		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		V_{DS}	70	70	V
Gate-source voltage		V_{GS}	± 20	± 20	V
	T _C = 25 °C		32.5 ^a	32.5 ^a	
Continuous dusin suurent (T. 150 °C)	T _C = 70 °C		26	26	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	11.7 b, c	11.7 b, c	
	T _A = 70 °C		9.4 b, c	9.4 ^{b, c}	Α
Pulsed drain current (100 µs pulse width)		I _{DM}	60	60	A
Continuous source drain diode current	T _C = 25 °C	I _S	27	27	
Continuous source drain diode current	T _A = 25 °C		3.6 b, c	3.6 ^{b, c}	
Single pulse avalanche current	alanche current		12	12	
Single pulse avalanche energy	L = 0.1 mH	E _{AS}	7.2	7.2	mJ
	T _C = 25 °C		33	33	
Mayimum nauvay disaination	T _C = 70 °C	P _D	21	21	W
Maximum power dissipation	T _A = 25 °C		4.3 b, c	4.3 b, c	VV
	T _A = 70 °C	1	2.8 b, c	2.8 b, c	
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150		°C
Soldering recommendations (peak temperature)	d		2	60	C

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	CHANNEL-1		CHANNEL-2		UNIT
PARAMETER	STWIBOL		TYP.	MAX.	TYP.	MAX.	ONII
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	23	29	23	29	°C/W
Maximum junction-to-case (drain)	Steady state	R _{thJC}	3	3.8	3	3.8	C/VV

Notes

- a. $T_C = 25 \,^{\circ}\text{C}$ b. Surface mounted on 1" x 1" FR4 board
- t = 10 s
- d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAIR 3 x 3S is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
 e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
 f. Maximum under steady state conditions is 64 °C/W for channel-1 and 64 °C/W for channel-2



www.vishay.com

Vishay Siliconix

PARAMETER	SYMBOL	herwise noted) TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static						l	ı	
During a section of the section	.,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	70	-	-		
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	70	-	-	V	
M. Tanana and an anatificiant	T	I _D = 10 mA	Ch-1	-	41	-		
V _{DS} Temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = 10 mA	Ch-2	-	42	-	\//06	
V Tamananatura and Minimat	A)/ /T	I _D = 250 μA	Ch-1	-	-4.9	-	mV/°(
V _{GS(th)} Temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2	-	-4.9	-	1	
Onto the sale and scales are		$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.1	-	2.4	.,	
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.1	-	2.4	V	
		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 70 \text{ V}$	Ch-1	-	-	± 100		
Gate source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-2	-	-	± 100	nA	
		V _{DS} = 70 V, V _{GS} = 0 V	Ch-1	-	-	1		
		$V_{DS} = 70 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	-	-	1	1.	
Zero gate voltage drain current	I _{DSS}	$V_{DS} = 70 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-1	-	-	5	μA	
		V _{DS} = 70 V, V _{GS} = 0 V, T _J = 55 °C	Ch-2	-	-	5	1	
		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	10	-	-	<u> </u>	
On-state drain current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	10	-	-	A	
Drain-source on-state resistance ^b	R _{DS(on)}	V _{GS} = 10 V, I _D = 10 A	Ch-1	-	0.0125	0.0161		
		V _{GS} = 10 V, I _D = 10 A	Ch-2	-	0.0129	0.0161	Ω	
		V _{GS} = 4.5 V, I _D = 7 A	Ch-1	-	0.0157	0.0209		
		V _{GS} = 4.5 V, I _D = 7 A	Ch-2	-	0.0159	0.0209	1	
	9fs	V _{DS} = 10 V, I _D = 10 A	Ch-1	-	50	-	_	
Forward transconductance b		V _{DS} = 10 V, I _D = 10 A	Ch-2	-	45	-	S	
Dynamic ^a							_	
To a Language of the con-			Ch-1	-	795	-		
Input capacitance	C _{iss}		Ch-2	-	765	-	1	
	_	Channel-1	Ch-1	-	125	-	_	
Output capacitance	C _{oss}	$V_{DS} = 35 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	120	-	- pF	
		Channel-2	Ch-1	-	7	-		
Reverse transfer capacitance	C_{rss}	$V_{DS} = 35 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	7	-	1	
			Ch-1	-	-	0.0169		
C _{rss} /C _{iss} ratio			Ch-2	-	-	0.0165	1	
		$V_{DS} = 35 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	13	20		
		V _{DS} = 35 V, V _{GS} = 10 V, I _D = 10 A	Ch-2	-	13	20	1	
Total gate charge	Q_g	$V_{DS} = 35 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	6.1	9.1	1	
		$V_{DS} = 35 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	6.1	9.1	†	
Gate-source charge	Q _{gs}	Channel-1	Ch-1	-	2.7	-	1 _	
		$V_{DS} = 35 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	2.5	-	nC	
	Q _{gd}	Channel-2	Ch-1	-	1.8	-	1	
Gate-drain charge		$V_{DS} = 35 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	1.8	-	1	
			Ch-1	_	11.5	-	1	
Output charge	Q _{oss}	$V_{De} = 35 \text{ V} V_{Ce} = 0 \text{ V}$	Ch-2	_	11.3	-	1	
	_		Ch-1	0.24	1.2	2.4	+	
Gate resistance	R_g	f = 1 MHz	F	0.2	·	2	Ω	



www.vishay.com

Vishay Siliconix


PARAMETER	SYMBOL	MBOL TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Dynamic ^a							
Turn-on delay time	†		Ch-1	-	12	24	
Turri-on delay time	t _{d(on)}	Channel-1	Ch-2	-	12	-	
Rise time	t _r	$V_{DD} = 35 \text{ V}, R_L = 3 \Omega$	Ch-1	-	6	12	
Tuse time	۲r	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2	-	6	12	
Turn-off delay time	t _{d(off)}	Channel-2	Ch-1	-	24	48	
Turn on delay time	•а(оп)	$V_{DD} = 35 \text{ V}, R_L = 3 \Omega$	Ch-2	-	23	45	
Fall time	t _f	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	6	12	
Tan ume	ч		Ch-2	-	5	10	ns
Turn-on delay time	† ,, ,		Ch-1	-	20	40	— ns
Turr-on delay time	t _{d(on)}	Channel-1	Ch-2	-	18	36	
Rise time	t _r	$V_{DD} = 35 \text{ V}, R_L = 3 \Omega$	Ch-1	-	30	60	
	۲r	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	-	26	52	
Turn-off delay time	t _{d(off)}	Channel-2	Ch-1	-	22	44	
		$V_{DD} = 35 \text{ V}, R_L = 3 \Omega$	Ch-2	-	22	44	
Fall time	t _f	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	10	20	
i all time	i†		Ch-2	-	10	20	
Drain-Source Body Diode Characteri	stics						
Continuous source-drain diode current	I _S	T _C = 25 °C	Ch-1	-	-	27	A
Continuous source drain diode current	18	16 - 23 0	Ch-2	-	-	27	
Pulse diode forward current (t = 100 μs)	I _{SM}		Ch-1	-	-	60	
uise diode forward current (t = 100 µs)	ISIVI		Ch-2	-	-	60	
Body diode voltage	V _{SD}	$I_S = 5 A, V_{GS} = 0 V$	Ch-1	-	0.8	1.2	V
Body diode voltage	* 5D	$I_{S} = 5 A, V_{GS} = 0 V$	Ch-2	-	0.8	1.2	
Body diode reverse recovery time	t _{rr}		Ch-1	-	22	44	ns
Body diode reverse recovery time	۱۲۲	Channel-1	Ch-2	-	22	44	113
Body diode reverse recovery charge	Q_{rr}	$I_F = 5 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	Ch-1	-	21	42	nC
body diode reverse recovery charge	۷rr	Q_{rr} $T_J = 25 ^{\circ}C$	Ch-2	-	20	40	110
Reverse recovery fall time	t _a	Channel-2	Ch-1	-	17	-	
Tieverse receivery fall time		$I_F = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$		-	17	-	ns
Reverse recovery rise time		T _J = 25 °C	Ch-1	-	5	-	119
Tieverse recovery rise time	t _b			-	5	-	

Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient


Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified

Vishay Siliconix

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient





Safe Operating Area, Junction-to-Ambient

Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified








Power, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?79592.

Vishay Siliconix

PowerPAIR® 3.3 x 3.3 Case Outline




DIM	MILLIMETERS								
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
Α	0.70	0.75	0.80	0.028	0.030	0.031			
A1	0.00	-	0.05	0.000	=	0.002			
b	0.35	0.40	0.45	0.014	0.016	0.018			
b1	0.20	0.25	0.38	0.008	0.010	0.015			
С	0.18	0.20	0.23	0.007	0.008	0.009			
D	3.20	3.30	3.40	0.126	0.130	0.134			
D1	0.86	0.91	0.96	0.034	0.036	0.038			
D2	0.79	0.84	0.89	0.031	0.033	0.035			
E	3.20	3.30	3.40	0.126	0.130	0.134			
E1	2.65	2.70	2.75	0.104	0.106	0.108			
е		0.65 BSC			0.026 BSC				
K		0.25 ref.			0.010 ref.				
K1		0.35 ref.			0.014 ref.				
K2		0.32 ref.			0.013 ref.				
K3		0.30 ref.		0.012 ref.					
1	0.27	0.32	0.37	0.011	0.013	0.015			


Notes

- (1) Use millimeters as the primary measurement
- (2) Dimensioning and tolerances conform to ASME Y14.5M 1994
- (3) N is the number of terminals; Nd is the number of terminals in X-direction; Ne is the number of terminals in Y-direction
- (4) Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
- (5) The pin # 1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
- (6) Exact shape and size of this features is optional
- (7) Package warpage max. 0.08 mm
- (8) Applied only for terminals



Recommended Land Pattern for PowerPAIR® 3 x 3S BWL







Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.