


## N-Channel 20 V (D-S) MOSFET

### PRODUCT SUMMARY

V <sub>DS</sub> (V)	R <sub>DS(on)</sub> (Ω) MAX.	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (TYP.)
20	0.072 at V <sub>GS</sub> = 4.5 V	2.9	3 nC
	0.079 at V <sub>GS</sub> = 2.5 V	2.8	
	0.092 at V <sub>GS</sub> = 1.8 V	2.6	
	0.125 at V <sub>GS</sub> = 1.5 V	2.2	

**MICRO FOOT® 0.8 x 0.8**


Backside View



Bump Side View

**Marking Code:** xx = AJ

xxx = Date/Lot traceability code

**Ordering Information:**

Si8810EDB-T2-E1 (lead (Pb)-free and halogen-free)


### FEATURES

- TrenchFET® power MOSFET
- Ultra small 0.8 mm x 0.8 mm outline
- Ultra thin 0.357 mm height
- Typical ESD protection 2000 V (HBM)
- Material categorization: for definitions of compliance please see [www.vishay.com/doc?99912](http://www.vishay.com/doc?99912)


**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**

### APPLICATIONS

- Portable devices such as cell phones, smart phones, and tablet PCs
- Load switch
- Small signal switch
- High speed switching



N-Channel MOSFET

### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V <sub>DS</sub>	20	V
Gate-Source Voltage	V <sub>GS</sub>	± 8	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	I <sub>D</sub>	T <sub>A</sub> = 25 °C	A
		T <sub>A</sub> = 70 °C	
		T <sub>A</sub> = 25 °C	
		T <sub>A</sub> = 70 °C	
Pulsed Drain Current (t = 300 μs)	I <sub>DM</sub>	15	A
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>A</sub> = 25 °C	
		T <sub>A</sub> = 25 °C	W
Maximum Power Dissipation	P <sub>D</sub>	T <sub>A</sub> = 25 °C	
		T <sub>A</sub> = 70 °C	
		T <sub>A</sub> = 25 °C	
		T <sub>A</sub> = 70 °C	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Soldering Recommendations (Peak Temperature) °		260	

### THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum Junction-to-Ambient <sup>a, d</sup>	R <sub>thJA</sub>	105	135	°C/W
Maximum Junction-to-Ambient <sup>b, e</sup>		200	260	

**Notes**

- Surface mounted on 1" x 1" FR4 board with full copper, t = 5 s.
- Surface mounted on 1" x 1" FR4 board with minimum copper, t = 5 s.
- Refer to IPC/JEDEC® (J-STD-020), no manual or hand soldering.
- Maximum under steady state conditions is 185 °C/W.
- Maximum under steady state conditions is 330 °C/W.









SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	20	-	-	V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	I <sub>D</sub> = 250 μA	-	21	-	mV/°C
V <sub>GS(th)</sub> Temperature Coefficient	ΔV <sub>GS(th)</sub> /T <sub>J</sub>		-	-2.7	-	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	0.4	-	0.9	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 4.5 V	-	-	± 0.5	μA
		V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 8 V	-	-	± 5	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	-	-	1	
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C	-	-	10	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ 5 V, V <sub>GS</sub> = 4.5 V	10	-	-	A
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1 A	-	0.058	0.072	Ω
		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 1 A	-	0.063	0.079	
		V <sub>GS</sub> = 1.8 V, I <sub>D</sub> = 1 A	-	0.072	0.092	
		V <sub>GS</sub> = 1.5 V, I <sub>D</sub> = 0.5 A	-	0.080	0.125	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 A	-	12	-	S
Dynamic <sup>b</sup>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	245	-	pF
Output Capacitance	C <sub>oss</sub>		-	55	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		-	25	-	
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 8 V, I <sub>D</sub> = 1 A	-	5.2	8	nC
		V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1 A	-	3	4.5	
Q <sub>gs</sub>	-		0.35	-		
Q <sub>gd</sub>	-		0.45	-		
Gate-Drain Charge						
Gate Resistance	R <sub>g</sub>	f = 1 MHz	-	5	-	Ω
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 10 V, R <sub>L</sub> = 10 Ω I <sub>D</sub> ≡ 1 A, V <sub>GEN</sub> = 4.5 V, R <sub>g</sub> = 1 Ω	-	7	15	ns
Rise Time	t <sub>r</sub>		-	12	25	
Turn-Off Delay Time	t <sub>d(off)</sub>		-	25	50	
Fall Time	t <sub>f</sub>		-	7	15	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 10 V, R <sub>L</sub> = 10 Ω I <sub>D</sub> ≡ 1 A, V <sub>GEN</sub> = 8 V, R <sub>g</sub> = 1 Ω	-	5	10	
Rise Time	t <sub>r</sub>		-	10	20	
Turn-Off Delay Time	t <sub>d(off)</sub>		-	15	30	
Fall Time	t <sub>f</sub>		-	7	15	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	-	-	0.7	A
Pulse Diode Forward Current	I <sub>SM</sub>		-	-	15	
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 V	-	0.7	1.2	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 1 A, dI/dt = 100 A/μs, T <sub>J</sub> = 25 °C	-	11	20	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>		-	5	10	nC
Reverse Recovery Fall Time	t <sub>a</sub>		-	7	-	ns
Reverse Recovery Rise Time	t <sub>b</sub>		-	4	-	

**Notes**


- a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .  
b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)

**Gate Current vs. Gate-Source Voltage**

**Gate Current vs. Gate-Source Voltage**

**Output Characteristics**

**Transfer Characteristics**

**On-Resistance vs. Drain Current**

**Capacitance vs. Drain-to-Source Voltage**




**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




**Gate Charge**




**Source-Drain Diode Forward Voltage**




**On-Resistance vs. Junction Temperature**





**Threshold Voltage**




**On-Resistance vs. Gate-to-Source Voltage**



**Single Pulse Power (Junction-to-Ambient)**

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)

**Safe Operating Area, Junction-to-Ambient**

**Current Derating\***
**Note**


When mounted on 1" x 1" FR4 with full copper.


**Power Derating**


\* The power dissipation  $P_D$  is based on  $T_{J(max.)} = 150\text{ °C}$ , using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)



**Normalized Thermal Transient Impedance, Junction-to-Ambient (on 1" x 1" FR4 board with maximum copper)**




**Normalized Thermal Transient Impedance, Junction-to-Ambient (on 1" x 1" FR4 board with minimum copper)**



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?62829](http://www.vishay.com/ppg?62829).




## MICRO FOOT®: 4-Bump (0.8 mm x 0.8 mm, 0.4 mm Pitch)



Mark on Backside of die



Note 4



### Notes

- (1) Laser mark on the backside surface of die
- (2) Bumps are 95.5 % Sn, 3.8 % Ag, 0.7 % Cu
- (3) "i" is the location of pin 1
- (4) "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.
- (5) Non-solder mask defined copper landing pad.

DIM.	MILLIMETERS <sup>a</sup>			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.328	0.365	0.402	0.0129	0.0144	0.0158
A1	0.136	0.160	0.184	0.0053	0.0062	0.0072
A2	0.192	0.205	0.218	0.0076	0.0081	0.0086
b	0.200	0.220	0.240	0.0078	0.0086	0.0094
b1	0.175			0.0068		
e	0.400			0.0157		
S	0.160	0.180	0.200	0.0062	0.0070	0.0078
D	0.720	0.760	0.800	0.0283	0.0299	0.0314
K	0.040	0.070	0.100	0.0015	0.0027	0.0039

### Note

- a. Use millimeters as the primary measurement.

ECN: T15-0053-Rev. A, 16-Feb-15  
DWG: 6033



## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.