

Thyristor/Thyristor (Super MAGN-A-PAK Power Modules), 570 A



Super MAGN-A-PAK

PRIMARY CHARACTERISTICS				
I _{T(AV)}	570 A			
Туре	Modules - thyristor, standard			
Package	Super MAGN-A-PAK			

FEATURES

- High current capability
- High surge capability
- Industrial standard package
- 3000 V_{RMS} isolating voltage with non-toxic substrate
- · Designed and qualified for industrial level
- UL approved file E78996
- Material categorization: for definitions of compliance please see www.vishav.com/doc?99912

TYPICAL APPLICATIONS

- Motor starters
- DC motor controls AC motor controls
- Uninterruptible power supplies

MAJOR RATINGS AND CHARACTERISTICS					
SYMBOL	CHARACTERISTICS	VALUES	UNITS		
I _{T(AV)}	T _C = 85 °C	570			
I _{T(RMS)}	T _C = 85 °C	894	^		
I _{TSM}	50 Hz	18 000	— A		
	60 Hz	18 800			
l ² t	50 Hz	1620	1.42-		
	60 Hz	1473	- kA ² s		
$I^2 \sqrt{t}$		16 200	kA ^{2√} s		
V _{DRM} /V _{RRM}		1600	V		
T _{Stg}	Range	-40 to +125	%C		
TJ	Range	-40 to +135	°C		

ELECTRICAL SPECIFICATIONS

VOLTAGE RATINGS						
TYPE NUMBER	VOLTAGE CODE	V _{RRM} /V _{DRM} , MAXIMUM REPETITIVE PEAK REVERSE VOLTAGE V	V _{RSM} , MAXIMUM NON-REPETITIVE PEAK REVERSE VOLTAGE V	I_{RRM}/I_{DRM} MAXIMUM AT T _J = T _J MAXIMUM mA		
VS-VSKT570-16PbF	16	1600	1700	110		



ON-STATE CONDUCTION								
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNITS			
Maximum average on-state current			1000	570	Α			
at case temperature	I _{T(AV)}	180 Conduction	ii, iiaii siile wave		85	°C		
Maximum RMS on-state current	I _{T(RMS)}	180° conduction	n, half sine wave	at T _C = 85 °C	894	Α		
		t = 10 ms	No voltage		18.0	kA kA ² s		
Maximum peak, one-cycle,	I _{TSM,}	t = 8.3 ms	reapplied		18.8			
non-repetitive on-state surge current	I _{FSM}	t = 10 ms	100 % V _{RRM}		15.1			
		t = 8.3 ms	reapplied	Sinusoidal	15.8			
Maximum I ² t for fusing		t = 10 ms	No voltage reapplied	half wave, initial $T_J = T_J$ maximum	1620			
	l ² t	t = 8.3 ms			1473			
		t = 10 ms			1146			
		t = 8.3 ms	reapplied		1042			
Maximum I $^2\sqrt{t}$ for fusing	I²√t	t = 0.1 ms to 10 ms, no voltage reapplied			16 200	kA²√s		
Low level value or threshold voltage	V _{T(TO)1}	(16.7 % x π x $I_{T(AV)} < I < \pi$ x $I_{T(AV)}$), $T_J = T_J$ maximum			0.59	V		
High level value of threshold voltage	V _{T(TO)2}	$(I > \pi \times I_{T(AV)}), T_J = T_J \text{ maximum}$			0.63	v		
Low level value on-state slope resistance	r _{t1}	(16.7 % x π x $I_{T(AV)}$ < I < π x $I_{T(AV)}$), T_J = T_J maximum			0.41	mΩ		
High level value on-state slope resistance	r _{t2}	$(I > \pi \times I_{T(AV)}), T_J = T_J \text{ maximum}$			0.38	1115.2		
Maximum on-state voltage drop	V_{TM}	I_{pk} = 1500 A, T_J = 25 °C, t_p = 10 ms sine pulse			1.36	V		
Maximum holding current	I _H	T = 25 °C and	T 05 00 and a set 40 V set of a last				500	mA
Maximum latching current	ΙL	T _J = 25 °C, anode supply 12 V resistive load			1000	IIIA		

SWITCHING					
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS	
Maximum rate of rise of turned-on current	dl/dt	$T_J = T_J$ maximum, $I_{TM} = 400$ A, V_{DRM} applied	1000	A/µs	
Typical delay time	t _d	Gate current 1 A, $dI_g/dt = 1 A/\mu s$ $V_d = 0.67 \% V_{DRM}$, $T_J = 25 °C$	2.0		
Typical turn-off time	t _q	I_{TM} = 750 A; T_J = T_J maximum, dI/dt = - 60 A/ μ s, V_R = 50 V, dV/dt = 20 V/ μ s, gate 0 V 100 Ω	65 to 240	μs	

BLOCKING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum critical rate of rise of off-state voltage	dV/dt	$T_J = T_J$ maximum, linear to $V_D = 80 \% V_{DRM}$	1000	V/µs
RMS insulation voltage	V _{INS}	t = 1 s	3000	V
Maximum peak reverse and off-state leakage current	I _{RRM} , I _{DRM}	$T_J = T_J$ maximum, rated V_{DRM}/V_{RRM} applied	110	mA



TRIGGERING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum peak gate power	P _{GM}	$T_J = T_J$ maximum, $t_p \le 5$ ms	10	W
Maximum peak average gate power	P _{G(AV)}	$T_J = T_J$ maximum, $f = 50$ Hz, $d\% = 50$	2.0	VV
Maximum peak positive gate current	+I _{GM}		3.0	Α
Maximum peak positive gate voltage	+V _{GM}	$T_J = T_J$ maximum, $t_p \le 5$ ms	20	V
Maximum peak negative gate voltage	-V _{GM}		5.0	v
Maximum DC gate current required to trigger	I _{GT}	T 05 °C V 10 V	200	mA
DC gate voltage required to trigger	V _{GT}	T _J = 25 °C, V _{ak} 12 V	3.0	V
DC gate current not to trigger	I _{GD}	$T_J = T_J$ maximum	10	mA
DC gate voltage not to trigger	V_{GD}		0.25	V

THERMAL AND MECHANICAL SPECIFICATIONS				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum junction operating temperature range	TJ		-40 to +135	°C
Maximum storage temperature range	T _{Stg}		-40 to +125	
Maximum thermal resistance, junction to case per junction	R _{thJC}	DC operation	0.06	14004
Maximum thermal resistance, case to heatsink per module	R _{thC-hs}	R _{thC-hs} Mounting surface smooth, flat and greased		K/W
Mounting Super MAGN-A-PAK to heatsing	nk	A mounting compound is recommended and the torque should be rechecked after a period	6 to 8	Nm
torque busbar to super MAGN-A-PA	K	of 3 hours to allow for the spread of the compound	12 to 15	INIII
Approximate weight			1500	g
Case style		See dimensions (link at the end of datasheet) Super MAG		-A-PAK

△R _{thJC} CONDUCTIO	N			
CONDUCTION ANGLE	SINUSOIDAL CONDUCTION	RECTANGULAR CONDUCTION	TEST CONDITIONS	UNITS
180°	0.009	0.006		
120°	0.011	0.011		
90°	0.014	0.015	$T_J = T_J$ maximum	K/W
60°	0.021	0.022		
30°	0.037	0.038		

Note

• Table shows the increment of thermal resistance R_{thJC} when devices operate at different conduction angles than DC








Fig. 1 - Current Ratings Characteristics




Fig. 2 - Current Ratings Characteristics




Fig. 3 - On-State Power Loss Characteristics




Fig. 4 - On-State Power Loss Characteristics




Fig. 5 - Maximum Non-Repetitive Surge Current





Fig. 6 - Maximum Non-Repetitive Surge Current

www.vishay.com

Vishay Semiconductors






Fig. 7 - On-State Power Loss Characteristics




Fig. 8 - On-State Voltage Drop Characteristics




Fig. 9 - Thermal Impedance Z_{thJC} Characteristics





Fig. 10 - Gate Characteristics

ORDERING INFORMATION TABLE



1 - Vishay Semiconductors product

- Circuit configuration (see below)

Current rating

- Voltage code x 100 = V_{RRM}

5 - Lead (Pb)-free


CIRCUIT CONFIGURATION		
CIRCUIT DESCRIPTION	CIRCUIT CONFIGURATION CODE	CIRCUIT DRAWING
Two SCRs doubler circuit	KT	VSKT 1 2 4 (K1) 7 (K2) 0 5 (G1) 6 (G2)


LINKS TO RELAT	ED DOCUMENTS
Dimensions	www.vishay.com/doc?95283



Super MAGN-A-PAK Thyristor/Diode

DIMENSIONS in millimeters (inches)







Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.