


www.vishay.com

Vishay Siliconix


# Dual N-Channel 30 V (D-S) MOSFET with Schottky Diode



PRODUCT SUMMARY			
	CHANNEL-1	CHANNEL-2	
V <sub>DS</sub> (V)	30	30	
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 10 \text{ V}$	0.00439	0.00106	
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 4.5 \text{ V}$	0.00712	0.00172	
Q <sub>g</sub> typ. (nC)	5.7	24.2	
I <sub>D</sub> (A) <sup>a</sup>	54.8	197	
Configuration	Dual plus integrated Schottky (SkyFET)		

#### **FEATURES**

• TrenchFET® Gen IV power MOSFET



Very low R<sub>DS</sub> x Q<sub>q</sub> FOM improves efficiency

COMPLIANT


• 100 % R<sub>a</sub> and UIS tested

HALOGEN **FREE** 

 Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

#### **APPLICATIONS**

- CPU core power
- · Computer / server peripherals
- POL
- Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 6 x 5
Lead (Pb)-free and halogen-free	SiZ980BDT-T1-GE3

ABSOLUTE MAXIMUM RATIN	IGS (T <sub>A</sub> = 25 °C	C, unless oth	erwise noted)		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		$V_{DS}$	30	30	V
Gate-source voltage		$V_{GS}$	+20, -16	+20, -16	V
	T <sub>C</sub> = 25 °C		54.8	197	
Continuous dusin suggest (T. 150 °C)	T <sub>C</sub> = 70 °C	1 , [	43.8	158	
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	23.7 <sup>b, c</sup>	54.3 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C	Ī	19 <sup>b, c</sup>	43.4 <sup>b, c</sup>	A
Pulsed drain current (t = 100 µs)		I <sub>DM</sub>	90	130	A
Continuous source drain diade surrent	T <sub>C</sub> = 25 °C		16.7	85.4	
Continuous source-drain diode current	T <sub>A</sub> = 25 °C	l <sub>s</sub> –	3.2 <sup>b, c</sup>	4.1 <sup>b, c</sup>	
Single pulse avalanche current	I 0.1 mll	I <sub>AS</sub>	15	25	
Single pulse avalanche energy	che energy L = 0.1 mH		11.2	31	mJ
	T <sub>C</sub> = 25 °C		20	66	
Mayimum nausy dissination	T <sub>C</sub> = 70 °C	1 5	12.9	42	w
Maximum power dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	3.8 <sup>b, c</sup>	5 <sup>b, c</sup>	VV
	T <sub>A</sub> = 70 °C	1	2.4 <sup>b, c</sup>	3.2 b, c	
Operating junction and storage temperate	T <sub>J</sub> , T <sub>stg</sub>	-55 to	°C		
Soldering recommendations (peak temper	Soldering recommendations (peak temperature) c, d		260		

THERMAL RESISTANCE RATIN	IGS						
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
PANAMETEN		STWIBOL		MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, f	t ≤ 10 s	$R_{thJA}$	26	33	20	25	°C/W
Maximum junction-to-case (drain)	Steady state	$R_{thJC}$	4.7	6.2	1.5	1.9	C/ VV

#### **Notes**

- $T_C = 25^{\circ}C$
- Surface mounted on 1" x 1" FR4 board
- t = 10 s
- See solder profile (<a href="https://www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 68 °C/W for channel-1 and 57 °C/W for channel-2



Vishay Siliconix

ARAMETER SYMBOL TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT		
Static				L			I
			Ch-1	30	-	-	
Drain-source breakdown voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 5 \text{ mA}$	Ch-2	30	-	-	V
Drain-source breakdown voltage	,,		Ch-1	36	-	-	
(transient) <sup>c</sup>	V <sub>DSt</sub>	$V_{GS} = 0 \text{ V}, t_{transient} \leq 1  \mu s$	Ch-2	36	-	-	
Oala a a a a lla a lla a lla a lla a		V V 1 050 A	Ch-1	1.2	-	2.2	
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.1	-	2.2	
Coto acureo lockero		V 0VV .20V 16V	Ch-1	-	-	± 100	m A
Gate-source leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}, -16 \text{ V}$	Ch-2	-	-	± 100	nA
		V 20 V V 20 V	Ch-1	-	-	1	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	-	50	250	
Zero gate voltage drain current	I <sub>DSS</sub>	V 20 V V 0 V T 55 °C	Ch-1	-	-	5	μA
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$	Ch-2	-	250	2500	
On-state drain current b		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20	-	-	
On-State drain current -	I <sub>D(on)</sub>	v <sub>DS</sub> ≥ 5 v, v <sub>GS</sub> = 10 v	Ch-2	20	-	-	Α
Dusing a summer of the suscitations in		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A Ch-1 -		-	0.00338	0.00439	Ω
		$V_{GS} = 10 \text{ V}, I_D = 19 \text{ A}$	O V, I <sub>D</sub> = 19 A Ch-2 - 0.0008		0.000817	0.00106	
Drain-source on-state resistance b	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 12 \text{ A}$	Ch-1	-	0.00547	0.00712	52
		$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	Ch-2	-	0.00133	0.00172	
Forward transconductance b	Q.	$V_{DS} = 10 \text{ V}, I_D = 15 \text{ A}$	Ch-1	-	55	-	S
Forward transconductance -	9fs	$V_{DS} = 10 \text{ V}, I_D = 19 \text{ A}$			230	-	<u>ა</u>
Dynamic <sup>a</sup>							
Input capacitance	C	C <sub>iss</sub>	Ch-1	-	790	-	
input capacitance	Oiss		Ch-2	-	3655	-	
Output capacitance	Coss	Channel-1 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1	-	390	-	pF
Cutput dupaditarios	Ooss	153	Ch-2	-	2290	-	P
Reverse transfer capacitance	C <sub>rss</sub>	Channel-2	Ch-1	-	38	-	
The vorted trainered dapatements	orss	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	170	-	
C <sub>rss</sub> /C <sub>iss</sub> ratio			Ch-1	-	0.046	0.092	
0155 0155 14.10			Ch-2		0.046	0.092	
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 19 \text{ A}$	Ch-1	-	12	18	
Total gate charge	$Q_{g}$	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 19 \text{ A}$	Ch-2	-	52.2	79	
	g	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 19 \text{ A}$	Ch-1		5.7	8.6	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 19 \text{ A}$	Ch-2	-	24.2	37	
Gate-source charge	$Q_{gs}$	Channel-1	Ch-1	-	3	-	nC
	.90	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 19 \text{ A}$	Ch-2	-	11.7	-	
Gate-drain charge	$Q_{gd}$	Channel-2	Ch-1	-	1.4	-	
	⊸gu	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 19 \text{ A}$	Ch-2	-	5.1	-	
Output charge	Q <sub>oss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	10	-	
	055		Ch-2	-	70	-	
Gate resistance	$R_g$	f = 1 MHz	Ch-1	0.2	1.1	2.2	Ω
	-9		Ch-2	0.16	0.8	1.6	

www.vishay.com

# Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Dynamic <sup>a</sup>							
Turn-on delay time	+		Ch-1	-	20	40	
Turn-on delay time	t <sub>d(on)</sub>	Channel-1	Ch-2	-	35	70	
Rise time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_{\alpha} = 1 \Omega$	Ch-1	-	100	200	
Thise time	۲r	.D = 1074, TGEN 15 1, 1.1g	Ch-2	-	90	180	
Turn-off delay time	t <sub>d(off)</sub>	Channel-2	Ch-1	-	15	30	
Turn on dolay time	<b>-</b> α(οπ)	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$	Ch-2	-	35	70	
Fall time	t <sub>f</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	12	24	
Tan ame	ų		Ch-2	-	20	40	ns
Turn-on delay time	t <sub>d(on)</sub>		Ch-1	-	10	20	
Turn on delay time	rd(on)	Channel-1	Ch-2	-	10	20	
Rise time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 1.5 $\Omega$ $I_D \cong$ 10 A, $V_{GEN}$ = 10 V, $R_q$ = 1 $\Omega$	Ch-1	-	20	40	
Thise time	۲r	1D = 1071, VGEN = 10 V, 11g = 122	Ch-2	-	10	20	
Turn-off delay time	t ,, ,,	n Channel-2	Ch-1	-	20	40	
uni-on delay time	t <sub>d(off)</sub>	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$	Ch-2	-	35	70	
Fall time	t <sub>f</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	10	20	
i all time	L†		Ch-2	-	10	20	
<b>Drain-Source Body Diode Character</b>	ristics						
Continuous source-drain diode	Is	T <sub>C</sub> = 25 °C	Ch-1	-	-	16.7	
current	'8	10 - 23 0	Ch-2	-	-	85.4	Α
Pulse diode forward current <sup>a</sup>	I <sub>SM</sub>		Ch-1	-	-	90	
Tuise diode forward current	ISM		Ch-2	-	-	130	
Body diode voltage	$V_{SD}$	$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	-	0.8	1.2	V
Body Glode Voltage		ig – 10 A, Vgg – 0 V	Ch-2	-	0.51	0.77	٧
Body diode reverse recovery time			Ch-1	-	18	36	ns
Body diode reverse recovery time	t <sub>rr</sub>	Channel-1	Ch-2	-	42	84	115
Deduction de management de management		$I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$ $T_{.1} = 25 \text{ °C}$	Ch-1	-	18	36	nC
Body diode reverse recovery charge	Q <sub>rr</sub>	15-20 0	Ch-2	-	39	78	110
Reverse recovery fall time	+	]		-	10	-	
neverse recovery rail tillie	t <sub>a</sub>	Channel-2 I <sub>F</sub> = 10 A, di/dt = 100 A/µs,		-	21		
Payarea racayary Pica tima	+	$T_{J} = 25 ^{\circ}\text{C}$		-	8	-	ns
Reverse recovery Rise time	t <sub>b</sub>		Ch-2	-	21	-	1

#### Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width  $\leq 300~\mu s, \, duty \, cycle \leq 2~\%$
- c. Derived from UIS characterization data at time of product release. Production data log is not available

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







#### **Output Characteristics**




On-Resistance vs. Drain Current






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



**Threshold Voltage** 



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient


#### Note

a.  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

Vishay Siliconix

# CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







#### **Output Characteristics**




On-Resistance vs. Drain Current






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

#### Note

a.  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified







Power, Junction-to-Case

a. The power dissipation  $P_D$  is based on  $T_J$  max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?77251">www.vishay.com/ppg?77251</a>.



# PowerPAIR® 6 x 5 Case Outline




		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.028	0.030	0.032	
A1	0.00	-	0.10	0.000	-	0.004	
A3	0.15	0.20	0.25	0.006	0.007	0.009	
b	0.43	0.51	0.61	0.017	0.020	0.024	
b1		0.25 BSC			0.010 BSC		
D	4.90	5.00	5.10	0.192	0.196	0.200	
D1	3.75	3.80	3.85	0.148	0.150	0.152	
Е	5.90	6.00	6.10	0.232	0.236	0.240	
E1 Option AA (for W/B)	2.62	2.67	2.72	0.103	0.105	0.107	
E1 Option AB (for BWL)	2.42	2.47	2.52	0.095	0.097	0.099	
E2	0.87	0.92	0.97	0.034	0.036	0.038	
е		1.27 BSC			0.050 BSC		
K Option AA (for W/B)		0.45 typ.			0.018 typ.		
K Option AB (for BWL)		0.65 typ.			0.025 typ.		
K1	0.66 typ.			0.025 typ.			
L	0.33	0.43	0.53	0.013	0.017	0.020	
L3	0.23 BSC			0.009 BSC			
Z	0.34 BSC 0.013 BSC						

Revision: 22-Dec-14 1 Document Number: 63656



# Recommended Minimum PAD for PowerPAIR® 6 x 5



Dimensions in millimeters (inch)

#### Note

• Linear dimensions are in black, the same information is provided in ordinate dimensions which are in blue.



# **Legal Disclaimer Notice**

Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.