


Power MOSFET



PRODUCT SUMMARY			
V _{DS} (V)	-200		
R _{DS(on)} (Ω)	$V_{GS} = -10 \text{ V}$	3.0	
Q _g max. (nC)	11		
Q _{gs} (nC)	7.0		
Q _{gd} (nC)	4.0		
Configuration	Single		

FEATURES

- Dynamic dV/dt rating
- P-channel
- · Fast switching
- · Ease of paralleling
- Simple drive requirements
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

Note

* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

The power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFETs design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The TO-220AB package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220AB contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION				
Package	TO-220AB			
Lead (Pb)-free	IRF9610PbF			
Lead (Pb)-free and halogen-free	IRF9610PbF-BE3			

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-source voltage			V _{DS}	-200	V	
Gate-source voltage			V _{GS}	± 20	V	
Continuous drain current	V _{GS} at 10 V	T _C = 25 °C		-1.8	А	
		T _C = 100 °C	I _D	-1.0		
Pulsed drain current ^a			I _{DM}	-7.0	1	
Linear derating factor				0.16	W/°C	
Single pulse avalanche energy b			P _D	20	W	
Repetitive avalanche current ^a			I _{LM}	-7.0	А	
Repetitive avalanche energy ^a			dV/dt	-5.0	V/ns	
Maximum power dissipation	T _C = 25 °C		T _J , T _{stg}	-55 to +150	°C	
Peak diode recovery dV/dt ^c				300	7	
Operating junction and storage temperature range				10	lbf ⋅ in	
Soldering recommendations (peak temperature) d	For 10 s			1.1	N⋅m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 5)
- b. Not applicable
- c. $I_{SD} \leq$ -1.8 A, dl/dt \leq 70 A/µs, $V_{DD} \leq V_{DS},\, T_{J} \leq$ 150 °C
- d. 1.6 mm from case



www.vishay.com

Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum junction-to-ambient	R _{thJA}	-	62		
Case-to-sink, flat, greased surface	R _{thCS}	0.50	-	°C/W	
Maximum junction-to-case (drain)	R _{thJC}	-	6.4		

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static		•					
Drain-source breakdown voltage	V_{DS}	V _{GS} =	-200	-	-	V	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = -1 mA		-0.23	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} =	V _{GS} , I _D = -250 μA	-2.0	-	-4.0	V
Gate-source leakage	I _{GSS}	١	$I_{GS} = \pm 20 \text{ V}$	ı	-	± 100	nA
7		V _{DS} =	$V_{DS} = -200 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -160 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125 \text{ °C}$		-	-100	μΑ
Zero gate voltage drain current	I _{DSS}	V _{DS} = -160 V			-	-500	
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = -10 V	I _D = -0.90 A ^b	-	-	3.0	Ω
Forward transconductance	9 _{fs}	V _{DS} = -	50 V, I _D = -0.90 A ^b	0.90	-	-	S
Dynamic					I.		
Input capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = -25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. } 10$		-	170	-	pF
Output capacitance	C _{oss}			-	50	-	
Reverse transfer capacitance	C _{rss}			-	15	-	
Total gate charge	Q _g			-	-	11	nC
Gate-source charge	Q _{gs}	V _{GS} = -10 V	$I_D = -3.5 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 11 and 18 b	-	-	7.0	
Gate-drain charge	Q _{gd}		see lig. 11 and 16 °	-	-	4.0	
Turn-on delay time	t _{d(on)}	'		-	8.0	-	ns
Rise time	t _r	V _{DD} = -	$V_{DD} = -100 \text{ V}, I_D = -0.90 \text{ A},$		15	-	
Turn-off delay time	t _{d(off)}	$R_g = 50 \ \Omega$, $R_D = 110 \ \Omega$, see fig. 17 b		-	10	-	
Fall time	t _f			ı	8.0	-	
Gate input resistance	R _g	f = 1 MHz, open drain		2.5	-	14.3	Ω
Internal drain inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		=	4.5	-	-11
Internal source inductance	L _S			-	7.5	-	- nH
Drain-Source Body Diode Characteristic	cs						
Continuous source-drain diode current	I _S	showing the	/// 1/		-	-1.8	A
Pulsed diode forward current ^a	I _{SM}	integral reverse p - n junction diode		-	-	-7.0	A
Body diode voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = -1.8 \text{A}, V_{GS} = 0 \text{V}^{ \text{b}}$		-	-	-5.8	V
Body diode reverse recovery time	t _{rr}	$T_J = 25 \text{ °C}, I_F = -1.8 \text{ A}, dI/dt = 100 \text{ A/}\mu\text{s}^{\text{b}}$		-	240	360	ns
Body diode reverse recovery charge	Q _{rr}			-	1.7	2.6	μC
Forward turn-on time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	-on is do	ninated b	y L _S and	L _D)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 5)
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration






Fig. 6 - Typical Transconductance vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage vs. Temperature




Fig. 9 - Normalized On-Resistance vs. Temperature




Fig. 10 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge vs. Gate-to-Source Voltage

Vishay Siliconix






Fig. 12 - Typical On-Resistance vs. Drain Current




Fig. 13 - Maximum Drain Current vs. Case Temperature




Fig. 14 - Power vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17a - Switching Time Test Circuit




Fig. 17b - Switching Time Waveforms






Fig. 18a - Basic Gate Charge Waveform





Fig. 18b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



Compliment N-Channel of D.U.T. for driver




Fig. 19 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg291080.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.