
Vishay Siliconix




# **Dual N-Channel 25 V (D-S) MOSFETs**



The state of the s		
PRODUCT SUMMARY		
	CHANNEL-1	CHANNEL-2
V <sub>DS</sub> (V)	25	25
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 10 \text{ V}$	0.00830	0.00424
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 4.5 \text{ V}$	0.01270	0.00658
Q <sub>g</sub> typ. (nC)	4.3	7.9
I <sub>D</sub> (A) a, g	30	40
Configuration	Du	ıal

#### **FEATURES**

- TrenchFET® Gen IV power MOSFETs
- 100 % R<sub>g</sub> and UIS tested






# RoHS COMPLIANT HALOGEN **FREE**

#### **APPLICATIONS**

- CPU core power
- Computer / server peripherals
- · Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 3 x 3
Lead (Pb)-free and halogen-free	SiZ320DT-T1-GE3

ABSOLUTE MAXIMUM RATINGS (TA	= 25 °C, unless	otherwise n	oted)		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		$V_{DS}$	25	25	W
Gate-source voltage		$V_{GS}$	+16, -12	+16, -12	V
	T <sub>C</sub> = 25 °C		30 <sup>a</sup>	40 <sup>a</sup>	
Continuous durin comment (T. 150 °C)	T <sub>C</sub> = 70 °C		29.2 <sup>a</sup>	40 <sup>a</sup>	
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	17.2 b, c	24.8 b, c	
	T <sub>A</sub> = 70 °C		13.7 b, c	19.8 <sup>b, c</sup>	^
Pulsed drain current (100 µs pulse width)		I <sub>DM</sub>	80	120	Α
Continuous source drain diode current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	13.9	25.8	
Continuous source drain diode current	T <sub>A</sub> = 25 °C		3.1 b, c	3.5 b, c	
Single pulse avalanche current		I <sub>AS</sub>	12	18	
Single pulse avalanche energy	L = 100 mH	E <sub>AS</sub>	7.2	16.2	mJ
	T <sub>C</sub> = 25 °C		16.7	31	
Mayimum nauvar diaginatian	T <sub>C</sub> = 70 °C	_	10.7	20	١٨/
Maximum power dissipation	T <sub>A</sub> = 25 °C	$P_{D}$	3.7 b, c	4.2 b, c	W
	T <sub>A</sub> = 70 °C		2.4 b, c	2.7 b, c	
Operating junction and storage temperature range	•	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C
Soldering recommendations (peak temperature) d		J	2	60	°C

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
PARAMETER		STMBOL	TYP.	MAX.	TYP.	MAX.	UNII
Maximum junction-to-ambient b, f	t ≤ 10 s	R <sub>thJA</sub>	27	34	24	30	°C/W
Maximum junction-to-case (drain)	Steady state	R <sub>thJC</sub>	6	7.5	3.2	4	C/VV

Notes
a. Package limited
b. Surface mounted on 1" x 1" FR4 board

 $<sup>\</sup>tau$  = 10 s See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 69 °C/W for channel-1 and 64 °C/W for channel-2  $T_C$  = 25 °C



www.vishay.com

# Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							l
Dusin savura kusalislavus valtasa	.,,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	25	-	-	.,
Drain-source breakdown voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	25	-	-	V
V Tamanantum andfiniant	AV /T	I <sub>D</sub> = 250 μA	Ch-1	-	17	-	
V <sub>DS</sub> Temperature coefficient	ΔVDS/1J	I <sub>D</sub> = 250 μA	Ch-2	-	16	-	mV/°C
V Temperature apefficient	A)/ /T	I <sub>D</sub> = 250 μA	Ch-1	-	4.2	-	IIIV/ C
V <sub>GS(th)</sub> Temperature coefficient	△VGS(th)/ IJ	$I_D = 250  \mu A$	Ch-2	-	4.5	-	
Gate threshold voltage	Vaccus	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	Ch-1	1.1	-	2.4	V
date threshold voltage	VGS(th)	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	Ch-2	1.1	-	2.4	V
Gate source leakage	loss	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	Ch-1	-	-	100	nA
date source leakage	iGSS	VDS = 0 V, VGS = +10 V, 12 V	Ch-2	-	-	100	ПА
	IDSS	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	-	1	
Zero gate voltage drain current	Inno	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	-	-	1	μA
Zoro gate voltage dram ourient	יטאי	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$	Ch-1	-	-	10	μ, ,
		$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$	Ch-2	-	-	10	
On-state drain current <sup>b</sup>	ID(an)	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	15	-	-	Α
	·D(on)	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	15	-	-	, ,
Drain-source on-state resistance <sup>b</sup>	Broger	$V_{GS} = 10 \text{ V}, I_D = 8 \text{ A}$	Ch-1	-	0.00690	0.00830	
		$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	0.00353	0.00424	Ω
Diam-source on-state resistance	1 DS(on)	$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	0.01010	0.01270	52
		$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$	Ch-2	-	0.00526	0.00658	
Forward transconductance b	_	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8 A	Ch-1	-	45	-	S
Forward transconductance -	9fs	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	68	-	3
Dynamic <sup>a</sup>							
Input capacitance	Circ		Ch-1	-	660	=.	
input dapaditande	Olss		Ch-2	-	1370	<b>-</b> .	
Output capacitance	C	Channel-1	Ch-1	-	230	<b>-</b> .	nF
Output capacitance	Ooss	$V_{DS} = 12.5 \text{ V}, V_{GS} = 10 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	410	-	pF
Reverse transfer capacitance		Channel-2	Ch-1	-	35	-	
neverse transfer capacitance	Orss	$V_{DS} = 12.5 \text{ V}, V_{GS} = 10 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	55	-	
C <sub>rss</sub> /C <sub>iss</sub> ratio			Ch-1	-	0.056	0.115	
Orss/ Oiss Tallo			Ch-2	-	0.04	0.08	
		$V_{DS} = 12.5 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$	Ch-1	-	9.5	15	
Total gate above		V <sub>DS</sub> = 12.5 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	Ch-2	-	17.8	26.7	Ī
Total gate charge	$Q_{g}$	$V_{DS} = 12.5 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	Ch-1	-	4.3	8.9	Ī
		$V_{DS} = 12.5 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	7.9	11.9	
O-t	0	Channel-1	Ch-1	-	1.8	-	0
Gate-source charge	$Q_{gs}$	$V_{DS} = 12.5 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 15 \text{ A}$	Ch-2	-	3.8	-	nC
		Channel-2	Ch-1	-	0.8	-	
Gate-drain charge	$Q_{gd}$	$V_{DS} = 12.5 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-2	-	1.2	-	
			Ch-1	-	4.6	-	
Output charge	Q <sub>oss</sub>	$V_{DS} = 12.5 \text{ V}, V_{GS} = 0 \text{ V}$		-	8.1	-	
				0.26	1.3	2.6	_
Gate resistance	$R_g$	f = 1 MHz	Ch-2	0.2	1	2	Ω



www.vishay.com

# Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Dynamic <sup>a</sup>							
Turn-on delay time	<b>+</b>		Ch-1	1	8	20	
rum-on delay time	t <sub>d(on)</sub>	Channel-1	Ch-2	ı	12	24	
Rise time	t <sub>r</sub>	$V_{DD} = 12.5 \text{ V}, R_L = 1.25 \Omega$	Ch-1	i	28	45	
Tilde tille	٠ŗ	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2	-	26	40	
Turn-off delay time	t <sub>d(off)</sub>	Channel-2	Ch-1	-	15	25	
Tan on delay time	•а(оп)	$V_{DD} = 12.5 \text{ V}, R_L = 1.25 \Omega$	Ch-2	-	20	30	
Fall time	t <sub>f</sub>	$I_D \cong \overline{10} \text{ A}, V_{GEN} = \overline{10} \text{ V}, R_g = 1 \Omega$	Ch-1	-	10	20	
T dil dillo	ণ		Ch-2	-	10	20	ns
Turn-on delay time	t <sub>d(on)</sub>		Ch-1	-	15	25	] '''
Turr on delay time	ra(on)	Channel-1	Ch-2	-	22	35	
Rise time	t <sub>r</sub>	$V_{DD} = 12.5 \text{ V}, R_{L} = 1.25 \Omega$	Ch-1	-	80	120	
The time	٠r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	-	35	53	
Turn-off delay time	$V_{DD} = 12.5 \text{ V}, R_L = 1.25 \Omega$		Ch-1	-	10	20	
Turr on delay time		$V_{DD} = 12.5 \text{ V}, R_L = 1.25 \Omega$	Ch-2	-	10	20	
Fall time	t <sub>f</sub>	$I_D \cong 10 \text{ A}, V_{\text{GEN}} = 4.5 \text{ V}, R_g = 1 \Omega$ Ch-	Ch-1	-	38	57	
T dil tille	4		Ch-2	-	17	26	
<b>Drain-Source Body Diode Characteri</b>	stics						,
Continuous source-drain diode current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	Ch-1	-	-	13.9	
	.5	10 20 0	Ch-2	-	-	25.8	A
Pulse diode forward current (t = 100 µs)	I <sub>SM</sub>		Ch-1	-	-	80	
	ISIVI		Ch-2	-	-	120	
Body diode voltage	$V_{SD}$	I <sub>S</sub> = 8 A, V <sub>GS</sub> = 0 V	Ch-1	-	0.83	1.2	V
	- 3D	I <sub>S</sub> = 10 A, V <sub>GS</sub> = 0 V	Ch-2	-	0.81	1.2	-
Body diode reverse recovery time	t <sub>rr</sub>		Ch-1	-	26	52	ns
	۲r		Ch-2	-	34	68	
Body diode reverse recovery charge	Q <sub>rr</sub>	Channel-1	Ch-1	-	26	52	nC
	~ii	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2	-	30	60	
Reverse recovery fall time	ta	Channel-2	Ch-1	-	14	-	
	-a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2	-	18	-	ns
Reverse recovery rise time	t <sub>b</sub>		Ch-1	-	12	-	
	טי		Ch-2	-	16	-	

#### Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width  $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







#### **Output Characteristics**




On-Resistance vs. Drain Current




**Gate Charge** 



**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




**Threshold Voltage** 




Single Pulse Power, Junction-to-Ambient









#### Current Derating a








Power, Junction-to-Ambient


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







#### **Output Characteristics**




On-Resistance vs. Drain Current




**Gate Charge** 



**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



**Threshold Voltage** 




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient






#### Current Derating a







Power, Junction-to-Ambient


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix



# CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?68279.



# PowerPAIR® 3 x 3 Case Outline



	MILLIMETERS			INCHES				
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80	0.028	0.030	0.031		
A1	0.00		0.05	0.000		0.002		
b	0.35	0.40	0.45	0.014	0.016	0.018		
b1	0.20	0.25	0.38	0.008	0.010	0.015		
С	0.18	0.20	0.23	0.007	0.008	0.009		
D	2.90	3.00	3.10	0.114	0.118	0.122		
D2	2.35	2.40	2.45	0.093	0.094	0.096		
Е	2.90	3.00	3.10	0.114	0.118	0.122		
E1	0.94	0.99	1.04	0.037	0.039	0.041		
E2	0.47	0.52	0.57	0.019	0.020	0.022		
е		0.65 BSC		0.026 BSC				
K		0.25 typ.			0.010 typ.			
K1		0.35 typ.		0.014 typ.				
K2		0.30 typ.		0.012 typ.				
L	0.27	0.32	0.37	0.011	0.013	0.015		


ECIN. 112-0347-nev. C, 10-Juli-12

DWG: 5998



# Vishay Siliconix

#### RECOMMENDED MINIMUM PAD FOR PowerPAIR® 3 x 3



Recommended PAD for PowerPAIR 3 x 3

Dimensions in millimeters (inches)

Keep-Out 3.5 mm x 3.5 mm for non terminating traces



# **Legal Disclaimer Notice**

Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.