
HALOGEN

FREE



Dual P-Channel 30 V (D-S) MOSFET





Marking code: DN


PRODUCT SUMMARY									
V _{DS} (V)	-30								
$R_{DS(on)}$ max. (Ω) at $V_{GS} = -10 \text{ V}$	0.064								
$R_{DS(on)}$ max. (Ω) at $V_{GS} = -4.5 \text{ V}$	0.078								
$R_{DS(on)}$ max. (Ω) at $V_{GS} = -2.5 \text{ V}$	0.120								
Q _g typ. (nC)	6.6								
I _D (A) ^a	-4.5								
Configuration	Dual								


FEATURES

- TrenchFET® Gen III power MOSFET
- Thermally enhanced PowerPAK® SC-70 package
 - Small footprint area
 - Low on-resistance
- 100 % R_q tested
- · Material categorization: for definitions of compliance please see www.vishav.com/doc?99912

APPLICATIONS

- · Load switch and battery management for smart phones, tablet PCs, and portable media players
- Fast battery charging





ORDERING INFORMATION	
Package	PowerPAK SC-70
Lead (Pb)-free and halogen-free	SiA929DJ-T1-GE3

PARAMETER		SYMBOL	LIMIT	UNIT
Drain-source voltage		V_{DS}	-30	V
Gate-source voltage		V_{GS}	v	
	T _C = 25 °C		-4.5 ^a	
Continuous drain surrent (T. 150 °C)	T _C = 70 °C		-4.5 ^a	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	-4.3 b, c	
	T _A = 70 °C		-3.4 ^{b, c}	А
Pulsed drain current (t = 300 μs)		I _{DM}	-15	
	T _C = 25 °C	,	-4.5 ^a	
Continuous source-drain diode current	T _A = 25 °C	I _S	-1.6 ^{b, c}	
	T _C = 25 °C		7.8	
Maximum power dissipation	T _C = 70 °C	_	5	147
	T _A = 25 °C	P _D	1.9 ^{b, c}	W
	T _A = 70 °C		1.2 ^{b, c}	
Operating junction and storage temperature ra	nge	T _J , T _{stq}	-55 to +150	80
Soldering recommendations (peak temperature	e) d, e		260	°C

THERMAL RESISTANCE RATINGS									
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT				
Maximum junction-to-ambient b, f	t ≤ 5 s	R _{thJA}	52	65	°C/W				
Maximum junction-to-case (drain)	Steady state	R_{thJC}	12.5	16	- C/VV				

Notes

- a. Package limited
- b. Surface mounted on 1" x 1" FR4 board
- c. t = 5 s
- See solder profile (www.vishay.com/doc?73257). The PowerPAK SC-70 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- Maximum under steady state conditions is 110 °C/W



Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static				<u> </u>	<u> </u>	
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-30	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$		-	-23	-	1400
V _{GS(th)} temperature coefficient	ΔV _{GS(th)} /T _J	$I_D = -250 \mu A$	-	1.5	-	mV/°C
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.6	-	-1.1	V
Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	-	-	± 100	nA
Zana and a self-and advantage and a		$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1	
Zero gate voltage drain current	I _{DSS}	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	-	-	-10	μA
On-state drain current a	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -10 \text{ V}$	-10	-	-	Α
	, ,	$V_{GS} = -10 \text{ V}, I_D = -3 \text{ A}$	-	0.052	0.064	
Drain-source on-state resistance ^a	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -2 \text{ A}$	-	0.062	0.078	Ω
	, ,	$V_{GS} = -2.5 \text{ V}, I_D = -1 \text{ A}$	-	0.090	0.120	
Forward transconductance a	g _{fs}	$V_{DS} = -15 \text{ V}, I_D = -3 \text{ A}$	-	10	-	S
Dynamic ^b	<u> </u>			•		l
Input capacitance	C _{iss}		-	575	-	pF
Output capacitance	Coss	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	=.	60	-	
Reverse transfer capacitance	C _{rss}		=.	51	-	
		$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -4.3 \text{ A}$	-	14	21	nC
Total gate charge	Q_g		_	6.6	10	
Gate-source charge	Q _{gs}	$V_{DS} = -15 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -4.3 \text{ A}$	_	1.2	-	
Gate-drain charge	Q _{ad}		-	1.9	-	
Gate resistance	R _a	f = 1 MHz	1.1	5.5	11	Ω
Turn-on delay time	t _{d(on)}		_	15	30	
Rise time	t _r	$V_{DD} = -15 \text{ V}, R_1 = 4.4 \Omega,$	_	18	35	
Turn-off delay time	t _{d(off)}	$I_D \cong -3.4 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	_	22	40	
Fall time	t _f		_	10	20	
Turn-on delay time	t _{d(on)}		_	5	10	ns
Rise time	t_r $V_{DD} = -15 \text{ V, R}_1 = 4.4 \Omega,$		-	10	20	1
Turn-off delay time	t _{d(off)}	$I_D \cong -3.4 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$	_	22	40	
Fall time	t _f	•	-	10	20	
Drain-Source Body Diode Characterist				l		ı
Continuous source-drain diode current	I _S	T _C = 25 °C	-	_	-4.5	
Pulse diode forward current	I _{SM}		-	-	-15	A
Body diode voltage	V _{SD}	I _S = -3.4 A, V _{GS} = 0 V	-	-0.89	-1.2	V
Body diode reverse recovery time	t _{rr}	0 - 7 00 -	_	20	40	ns
Body diode reverse recovery charge	Q _{rr}	$I_F = -3.4 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	10	20	nC
Reverse recovery fall time	t _a	$T_{\rm J} = 25 ^{\circ}{\rm C}$	_	9		+
Tiovoros Toodvory Idii tiirio	٠a	v		J		ns

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$
- b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient









Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63398.





Vishay Siliconix

PowerPAK® SC70-6L





BACKSIDE VIEW OF SINGLE

BACKSIDE VIEW OF DUAL



- All dimensions are in millimeters
 Package outline exclusive of mold flash and metal burr
 Package outline inclusive of plating

			SINGL	E PAD			DUAL PAD						
DIM	M	ILLIMETER	RS		INCHES		M	ILLIMETER	RS		INCHES		
	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
Α	0.675	0.75	0.80	0.027	0.030	0.032	0.675	0.75	0.80	0.027	0.030	0.032	
A1	0	-	0.05	0	-	0.002	0	-	0.05	0	-	0.002	
b	0.23	0.30	0.38	0.009	0.012	0.015	0.23	0.30	0.38	0.009	0.012	0.015	
С	0.15	0.20	0.25	0.006	0.008	0.010	0.15	0.20	0.25	0.006	0.008	0.010	
D	1.98	2.05	2.15	0.078	0.081	0.085	1.98	2.05	2.15	0.078	0.081	0.085	
D1	0.85	0.95	1.05	0.033	0.037	0.041	0.513	0.613	0.713	0.020	0.024	0.028	
D2	0.135	0.235	0.335	0.005	0.009	0.013							
Е	1.98	2.05	2.15	0.078	0.081	0.085	1.98	2.05	2.15	0.078	0.081	0.085	
E1	1.40	1.50	1.60	0.055	0.059	0.063	0.85	0.95	1.05	0.033	0.037	0.041	
E2	0.345	0.395	0.445	0.014	0.016	0.018							
E3	0.425	0.475	0.525	0.017	0.019	0.021							
е		0.65 BSC			0.026 BSC	,		0.65 BSC			0.026 BSC		
K		0.275 TYP	1		0.011 TYP		0.275 TYP			0.011 TYP			
K1		0.400 TYP	1		0.016 TYP			0.320 TYP			0.013 TYP		
K2		0.240 TYP	1		0.009 TYP			0.252 TYP			0.010 TYP		
К3		0.225 TYP	1	0.009 TYP									
K4		0.355 TYP	1		0.014 TYP								
L	0.175	0.275	0.375	0.007	0.011	0.015	0.175	0.275	0.375	0.007	0.011	0.015	
Т							0.05	0.10	0.15	0.002	0.004	0.006	
ECNI- C C	7404 D	. 0 00 1	. 07										


ECN: C-07431 - Rev. C, 06-Aug-07

DWG: 5934

Document Number: 73001 06-Aug-07



RECOMMENDED PAD LAYOUT FOR PowerPAK® SC70-6L Dual



Dimensions in mm (inches)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.