
Vishay Siliconix


# Dual N-Channel 30 V (D-S) MOSFET with Schottky Diode



PRODUCT SUMMARY								
	CHANNEL-1	CHANNEL-2						
V <sub>DS</sub> (V)	30	30						
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS}$ = 10 V	0.00307	0.00105						
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS} = 4.5 \text{ V}$	0.00530	0.00145						
Q <sub>g</sub> typ. (nC)	9	38.6						
I <sub>D</sub> (A) <sup>a</sup>	76	197						
Configuration	Dual							

#### **FEATURES**

TrenchFET® Gen IV power MOSFET




 $\bullet$  100 %  $R_g$  and UIS tested

**FREE** · Material categorization: for definitions of compliance please see www.vishav.com/doc?99912

# **APPLICATIONS**

- CPU core power
- Computer / server peripherals
- Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 6 x 5F
Lead (Pb)-free and halogen-free	SiZF920DT-T1-GE3

PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage	V <sub>DS</sub>	30	30	.,	
Gate-source voltage		$V_{GS}$	+20, -16	+16, -12	V
	T <sub>C</sub> = 25 °C		76	197	
Continuous dusin surrout (T. 150 °C)	T <sub>C</sub> = 70 °C		61	158	
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	l <sub>D</sub>	28 <sup>b, c</sup>	49 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		23 b, c	39 b, c	_
Pulsed drain current (t = 100 μs)		I <sub>DM</sub>	130	130	_ A
Carting and a superior display a superior	T <sub>C</sub> = 25 °C	,	26	122	
Continuous source-drain diode current	T <sub>A</sub> = 25 °C	l <sub>S</sub>	3.6 b, c	7.4 <sup>b, c</sup>	
Single pulse avalanche current	1 0111	I <sub>AS</sub>	16	28	
Single pulse avalanche energy  L = 0.1 mH		E <sub>AS</sub>	13	39	mJ
	T <sub>C</sub> = 25 °C		28	74	
NAC TO SECURE OF SECURE	T <sub>C</sub> = 70 °C		18	47	147
Maximum power dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	3.9 b, c	4.5 b, c	W
	T <sub>A</sub> = 70 °C	1	2.5 b, c	2.9 b, c	
Operating junction and storage temperature range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C
Soldering recommendations (peak temper		260			

THERMAL RESISTANCE RATIN	GS						
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
PARAMETER		STIVIBOL	TYP.	MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, f	t ≤ 10 s	R <sub>thJA</sub>	25	32	22	28	°C/W
Maximum junction-to-case (source)	Steady state	$R_{thJC}$	3.5	4.4	1.3	1.7	C/VV

#### Notes

- a.  $T_C = 25$  °C
- b. Surface mounted on 1" x 1" FR4 board
- t = 10 s
- See solder profile (<a href="https://www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- Maximum under steady state conditions is 65 °C/W for channel-1 and 65 °C/W for channel-2



www.vishay.com

# Vishay Siliconix

PARAMETER	RAMETER SYMBOL TEST CONDITIONS						UNIT	
Static				ı	•			
Dynin course bysolydown voltage		V 0VI 250 ·· A	Ch-1	30	-	-		
Drain-source breakdown voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30	-	-	\/	
Cata aggregathy and all voltage		V V I 050 ·· A	Ch-1	1.1	-	2.4	V	
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.1	-	2.2		
Gata source leakage	l	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}, -16 \text{ V}$	Ch-1	-	-	± 100	nA	
Gate-source leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	Ch-2	-	-	± 100	TIA	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	-	1		
Zero Gate voltage drain current	Inno	VDS = 30 V, VGS = 0 V	Ch-2	-	60	400	μΑ	
zero date voltage dram current	I <sub>DSS</sub>	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C	Ch-1	-	-	5	μΛ	
		V <sub>DS</sub> = 00 V, V <sub>GS</sub> = 0 V, 1j = 00 C	Ch-2	-	350	4000		
On-state drain current <sup>b</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20	-	-	А	
	'D(on)	VDS = 0 V, VGS = 10 V	Ch-2	20	=.	-	,,	
		$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	0.00230	0.00307		
Drain-source on-state resistance b	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	0.00070	0.00105	Ω	
Drain-source on-state resistance	1 (DS(on)	$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1	-	0.00380	0.00530		
		$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2	-	0.00095	0.00145		
Forward transconductance <sup>b</sup>	g.	$V_{DS} = 15 \text{ V}, I_D = 25 \text{ A}$	Ch-1	-	65	-	S	
	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_D = 25 \text{ A}$	Ch-2		135	-	3	
Dynamic <sup>a</sup>								
Input capacitance	C <sub>iss</sub>		Ch-1	-	1300	-		
mpat dapadhando	OISS	Channel-1	Ch-2	-	5230	-	pF	
Output capacitance	Coss	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	Ch-1	-	700	-		
Опри сараснансе	Ooss	50 - 7 do - 7	Ch-2	-	2920	-		
Reverse transfer capacitance	C <sub>rss</sub>	Channel-2	Ch-1	-	35	-		
neverse transfer eapasitance	Orss	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	360	-		
C <sub>rss</sub> /C <sub>iss</sub> ratio		30	Ch-1	-	0.027	0.054		
Orss Tatio			Ch-2		0.069	0.140		
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	19	29		
Total gate charge	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	83	125		
Total gate charge	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-1		9	14		
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	38.6	58		
Cata agura abarra	0	Channel-1	Ch-1	-	4.4	-	nC	
Gate-source charge	$Q_{gs}$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	17	-	110	
0	$Q_{gd}$	Channel-2 $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	2	-		
Gate-drain charge			Ch-2	-	9.2	-		
O. da. da ala ana			Ch-1	-	17	-	1	
Output charge Q <sub>oss</sub>		$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	-	46	-		
Gate resistance	Rg	f = 1 MHz	Ch-1	0.2	1	2		
		T — 1 MHZ					Ω	

www.vishay.com

# Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Dynamic <sup>a</sup>							
Turn-on delay time	+		Ch-1	-	18	35	
Turn-on delay time	t <sub>d(on)</sub>	Channel-1	Ch-2	-	34	70	
Rise time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_q = 1 \Omega$	Ch-1	-	95	190	=
Thise time	۲r		Ch-2	-	116	230	
Turn-off delay time	t <sub>d(off)</sub>	Channel-2	Ch-1	-	17	35	
Turn-on delay time	rd(off)	$V_{DD} = 15 \text{ V}, R_L = 3 \Omega$	Ch-2	-	45	90	
Fall time	t <sub>f</sub>	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	10	20	
i dii tiirie	4		Ch-2	-	27	50	ns
Turn-on delay time	<b>+</b>		Ch-1	-	11	20	113
Turn-on delay time	t <sub>d(on)</sub>	Channel-1	Ch-2	-	17	35	
Rise time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 3 $\Omega$ $I_D \cong$ 5 A, $V_{GEN}$ = 10 V, $R_q$ = 1 $\Omega$	Ch-1	-	5	10	
nise time	۱۲	1D = 074, *GEN = 10 *, 1.1g = 1.11	Ch-2	-	70	150	
Turn off dolay time		Ohannal O	Ch-1	-	20	40	
Turn-off delay time	t <sub>d(off)</sub>	Channel-2 $V_{DD} = 15 \text{ V}, R_L = 3 \Omega$	Ch-2	-	43	85	
E-III Co.	+	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	5	10	
Fall time	t <sub>f</sub>	-	Ch-2	-	10	20	
<b>Drain-Source Body Diode Characteris</b>	stics						
Continuous source-drain diode current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	Ch-1	-	ı	26	A
Continuous source-drain diode current	is	10 - 23 0	Ch-2	-	-	122	
Pulse diode forward current <sup>a</sup>	I <sub>SM</sub>		Ch-1	-	-	130	
Tuise diode forward current	ISM		Ch-2	-	-	130	
Body diode voltage	$V_{SD}$	$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	-	0.77	1.1	V
Body Glode Voltage	<b>V</b> SD	$I_{S} = 3 A, V_{GS} = 0 V$	Ch-2	-	0.36	0.60	v
Body diode reverse recovery time	+		Ch-1	-	27	50	ns
Body diode reverse recovery time	t <sub>rr</sub>	Channel-1	Ch-2	-	55	110	115
Body diode reverse recovery charge	0	$I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$ $T_{.1} = 25 ^{\circ}\text{C}$	Ch-1	-	15	30	nC
Body diode reverse recovery charge	Q <sub>rr</sub>	.5 _5 _5	Ch-2	-	66	130	110
Reverse recovery fall time	t <sub>a</sub>	Channel 2	Ch-1	-	16	-	
rieverse recovery rail tillie		Channel-2 $I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	Ch-2	-	30		
Poverse recovery rise time	t <sub>b</sub>	$T_{J} = 25  ^{\circ}\text{C}$	Ch-1	-	11	-	ns
Reverse recovery rise time			Ch-2	-	25	-	1

#### Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width  $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







#### **Output Characteristics**




On-Resistance vs. Drain Current






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







#### Source-Drain Diode Forward Voltage




**Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient





Safe Operating Area, Junction-to-Ambient

#### Note

a.  $V_{GS} > minimum V_{GS}$  at which  $R_{DS(on)}$  is specified








Power, Junction-to-Case


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







#### **Output Characteristics**




On-Resistance vs. Drain Current






**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature







#### Source-Drain Diode Forward Voltage




Reverse Current (Schottky)



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

#### Note

a.  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified






Power, Junction-to-Case


#### Note

a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?79595">www.vishay.com/ppg?79595</a>.



# PowerPAIR® 6 x 5 F Case Outline



DIMENCION		MILLIMETERS INCHES			MILLIMETERS			INCHES		
DIMENSION	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.				
Α	0.70	0.75	0.80	0.028	0.030	0.031				
A1	0.00	-	0.10	0.000	-	0.004				
b	0.35	0.41	0.46	0.014	0.016	0.018				
b1		0.38 ref.		0.015 ref.						
С	0.15	0.20	0.25	0.006	0.008	0.010				
D	4.90	5.00	5.10	0.193	0.197	0.201				
D1	3.26	3.31	3.36	0.128	0.130	0.132				
D2	4.20	4.30	4.40	0.165	0.169	0.173				
D3	4.15	4.20	4.25	0.163	0.165	0.167				
Е	5.90	6.00	6.10	0.232	0.236	0.240				
E1	2.50	2.55	2.60	0.098	0.100	0.102				
E2	0.87	0.92	0.97	0.034	0.036	0.038				
е		1.27 BSC		0.050 BSC						
e1		3.81 BSC		0.150 BSC						
K	0.52	0.57	0.62	0.020 0.022		0.024				
K1	0.69	0.74	0.79	0.027	0.029	0.031				
K2	0.60	0.65	0.70	0.024	0.026	0.028				
K3		0.39 BSC			0.015 BSC					
K4	0.50	0.55	0.60	0.020	0.022	0.024				
K5	0.25	0.30	0.35	0.010	0.012	0.014				
K6	0.40	0.45	0.50	0.016	0.018	0.020				
K7	0.35	0.40	0.45	0.014	0.016	0.018				
K8	0.30	0.35	0.40	0.012	0.014	0.016				
L	0.33	0.43	0.53	0.013	0.017	0.021				
L1	1.31	1.36	1.41	0.052	0.054	0.056				
L2		0.20 ref.		0.008 ref.						

ECN: T20-0097-Rev. C, 25-Feb-2020

DWG: 6043


#### Note

• Millimeters will govern

Revision: 25-Feb-2020 1 Document Number: 67777



# Recommended Minimum PADs for PowerPAIR® 6 x 5F



# Note

• Dimensions in millimeters



# **Legal Disclaimer Notice**

Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.