Where clocks go: ideal core + memory waits + serialized DMA + control









Baseline: A=4, N=1, C=4, K=2, H=W=6, R=S=3; input/output/kernel=256 words per bank.
Stride=1, dilation=1, padding=0. Each panel changes only its labeled dimension(s).