## **Test bench** 4 bit counter `timescale 1ns/1ps `timescale 1ns/1ps module counter(clk,rst,m,count); module counter\_test; input clk,rst,m; reg clk, rst,m; output reg [3:0]count; wire [3:0] count; always@(posedge clk or negedge rst) Initial begin begin if(!rst) clk=0;count=0; rst=0;#25; if(m) rst=1; count=count+1; end else initial count=count-1; begin end m=1; endmodule #600 m=0; rst=0;#25; rst=1; #500 m=0; end counter counter1(clk,m,rst, count); always #5 clk=~clk; initial #1400 \$finish; endmodule

## 4bit full adder

Source Code – fa.v :-	Test Bench – fa_test.v :-
module full_adder( A,B,CIN,S,COUT);	module test_4_bit;
input A,B,CIN;	reg [3:0] A;
output S,COUT;	reg [3:0] B;
assign $S = A^B^CIN$ ;	reg C0;
assign COUT = $(A&B)   (CIN&(A^B));$	wire [3:0] S;
endmodule	wire C4;
	four_bit_adder dut(A,B,C0,S,C4);
	initial begin
Source Code – fa_4bit.v :-	A = 4'b0011;B=4'b0011;C0 = 1'b0; #10;
module four_bit_adder(A,B,C0,S,C4);	A = 4'b1011;B=4'b0111;C0 = 1'b1; #10;
input [3:0] A,[3:0] B;	A = 4'b1111;B=4'b1111;C0 = 1'b1; #10;
input C0;	end
output [3:0] S;	initial
output C4;	#50 \$finish;
wire C1,C2,C3;	endmodule
full_adder fa0 (A[0],B[0],C0,S[0],C1);	
full_adder fa1 (A[1],B[1],C1,S[1],C2);	
full_adder fa2 (A[2],B[2],C2,S[2],C3);	
full_adder fa3 (A[3],B[3],C3,S[3],C4);	
endmodule	

## 32 Bit alu

<del></del>	
Source Code – Using Case Statement :	<b>Source Code - Using If Statement :</b>
module alu_32bit_case(y,a,b,f);	module alu_32bit_if(y,a,b,f);
input [31:0]a;	input [31:0]a;
input [31:0]b;	input [31:0]b;
input [2:0]f;	input [2:0]f;
output reg [31:0]y;	output reg [31:0]y;
always@(*)	always@(*)
begin	begin
case(f)	if(f==3'b000)
3'b000:y=a&b //AND Operation	y=a&b //AND Operation
3'b001:y=a b; //OR Operation	else if (f==3'b001)
3'b010:y=~(a&b); //NAND Operation	y=a b; //OR Operation
3'b011:y=~(a b); //NOR Operation	else if (f==3'b010)
3'b010:y=a+b; //Addition	y=a+b; //Addition
3'b011:y=a-b; //Subtraction	else if (f==3'b011)
3'b100:y=a*b; //Multiply	y=a-b; //Subtraction
default:y=32'bx;	else if (f==3'b100)
endcase	y=a*b; //Multiply
end	else
endmodule	y=32'bx;
	end
	endmodule

```
Test bench:
module alu_32bit_tb_if;
reg [31:0]a;
reg [31:0]b;
reg [2:0]f;
wire [31:0]y;
alu_32bit_if test(.y(y),.a(a),.b(b),.f(f));
initial
begin
a=32'h00000000;
b=32'hFFFFFFF;
#10 f=3'b000;
#10 f=3'b001;
#10 f=3'b010;
#10 f=3'b100;
end
initial
#50 $finish;
```

endmodule

`timescale 1ns/1ps testbench module jkff(j,k,clk,q,qm); `timescale 1ns/1ps input j,k,clk; module jktest; reg j,k,clk; output reg q,qm; initial q=0; wire q,qm; always@(posedge clk) jkff uut(j,k,clk,q,qm); begin initial begin  $case({j,k})$ clk=1; 2'b00:q=q; j=0; k=0; #100; 2'b01:q=0; j=0; k=1; #100; 2'b10:q=1; j=1; k=0; #100; j=1; k=1; #100; 2'b11:q=~q; endacse end always #5 clk=~clk; qm=~q; end initial #1400 \$finish; endmodule

endmodule