- Simple Programmable Logic Devices (SPLD). (1)
- Programmable ROM (PROM).
- Programmable Logic Array (PLA). (ii)

Field Programmable Gate Array (FPGA).

Q1)

(3)

- Programmable Array Logic (PAL).
  - (iv) Generic Array Logic (GAL).
- Complex Programmable Logic Devices (CPLD). **(2)**

Q3) Why was PAL developed?

Answer:

It is a PLD that was developed to overcome certain disadvantages of PLA, such as longer delays due to additional and fusible links that result from using two programmable arrays and more circuit complexity.

#### 3.2

Write the advantages of PLA. **Q4**)

## Answer :

Following are the advantages of PLA,

- PLA can have large number of inputs N and output M, permitting implementation of optimized func (1)that are impractical for a ROM.
- Any product can be shared by output functions (sums). Some PLAs have outputs that can be complemented, to give F expressions in terms of POS (2)
- (3)

### What are the applications of PLA? **Q5)**

Answer :

Following are the applications of PLA,

- PLA is used to provide control over data path. (1)
- PLA is used as a counter and decoders. (2)
- PLA is used as a bus interface in programmed I/O. (3)What are the difference between PLA and PAL. **Q6)**

### Answer:

#### Difference Between PLA and PAL **Table**

i.No	PLA BOLL COL	PAL	
(1)	Programmable AND and programmable OR array.	Programmable AND and fixed OR array.	
(2)	AND array can be programmed to get desired minterms.	AND array can be programmed to get desired minterms.	
(3)	Any Boolean functions in SOP form can be implemented.	Any Boolean functions is SOP form can be implemented.	
(4)	Costlier than PAL.	Cost is low.	
(5)	Complex than PAL.	Simple to use.	

# **Q8)** Write the applications of FPGAs. Answer:

Following are the applications of FPGAS,

Aerospace and defense.

(2) Automotive. (3)Full featured consumer applications. (4)

- Fulfilling industrial/scientifc/medical needs. (5)
- wireless communications. (6)
- Wired communications. (7)
- What are the applications of PLA? Q9)

Answer:

The PLAs are used to replace ROMs in many applications. They are used for implementing combinational logic functions and this results in compact circuitry and high switching speed.

The following are the steps used for implementing the combinational logic functions,

Prepare the truth table. (1)

- Write the boolean relations in SOP form. (2)
- Simplify the equations to obtain minimum SOP form. (3)
- Determine the input connections of AND matrix to generate the required product terms. (4)
- Determine the input connections of OR matrix to generate the required sum-of-product terms. (5)
- Determine the connections of Ex-OR matrix required for invert/non-invert matrix to set the active logic (6)level of the outputs.
- (7) Program the PLA.

Draw the characteristic table and excitation table of a JK flip-flop.

Answer :

[Nov./Dec. - 2016], [Nov./Dec. - 2012]

Present State (PS)			Next State
J	K	Q <sub>n</sub>	$Q_{n+1}$
0	0	0	0
0	ò	1	1
.0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	.0	′ 1
1	1	1	0

Present State			Inputs	
Qn	Q <sub>n+1</sub>	J	K	
0	0	0	X	
0	1	1	X	
1	0	Х	1	
1	. 1	х	0	

<sup>(</sup>a) Truth Table of J-K and Flip-Flop

(b) Excitation Table

(2) Distinguish between a latch and flip-flop.

[July - 2016], [Jan. - 2012]

Answer:

S.No.	Latches	Flip-flops
(1)	Latches are building blocks of sequential circuits and these can be built from logic gates.	Flip-flops are also building blocks of sequential circuits. But, these can be built from the latches.
(2)	Latch continuously checks its inputs and changes its output correspond- ingly.	Flip-flop continuously checks its inputs and changes its output correspondingly only at times determined by clocking signal.

(3)	The latch is sensitive to the duration of the pulse and can send or receive the data when the switch is on.	Flip-flop is sensitive to a signal change. They can transfer data only at the single instant and data cannot be changed until next signal change. Flip-flop are used as a register.
(4)	It is based on the enable function input.	It works on the basis of clock pulses.
(5)	It is a level triggered, it means that the output of the present state and input of the next state depends on the level that is binary input 1 or 0.	It is an edge triggered, it means that the output and the next state input changes when there is a change in clock pulse whether it may a posi- tive or negative clock pulse.

Distinguish between synchronous and asynchronous sequential circuit.

[July.

Answer:

S.No.	Synchronous Sequential Circuits	Asynchronous Sequential Circuits
(1)	In synchronous circuits, memory elements are clocked flip-flops.	In asynchronous circuits, memory elements are either unclocked flip-flops or time delay elements.
(2)	In synchronous circuits, the change in input signals can affect memory element upon activation of clock signal.	In asynchronous circuits change in input signals can affect memory element at any instant of time.
(3)	The maximum operating speed of clock depends on time delays involved.	Because of absence of clock, asynchronous circuits can operate faster than synchronous circuits.
(4)	Easier to design.	More difficult to design.

Define the terms characteristic equation, characteristic table and excitation table.

Answer:

[June/July - 201

Characteristic Equation : It defines the next state of the flip-flop as a boolean function of the flip-flop in and the current state.

Characteristic Table: It defines the next state of the flip-flop in terms of flip-flop inputs and current # Excitation Table : It defines the flip-flop input variable values as function of the current state and the state a

Write the excitation and characteristic tables of SR flip-flop. Q5)

[July - 201

Answer :

Flip Inj	-Flop outs	Present Output	Next Output
S	R	Q <sub>n</sub>	<b>Q</b> <sub>n+1</sub>
0	.0	0	0 .
0	0	1 '	1
0	1	0	0
0	1	1	0
. 1	0	0	1
1	0	1	1
1,	1	0	Х
1	1	. 1	x

(a) Characteristic Table of SR Flip-flop

Dresser	Process Co.			
Present State		Next State	Inputs	
Q <sub>n</sub>	$\mathbf{Q}_{n+1}$	S	R	
0 .	. 0	0	X	
0	1	1	0	
1	0	0	1	
1	1	X	0	

(b) Excitation Table

Figure

Clock JK Flip-Flop The characteristic table and excitation table.

rising edge (or) falling edge of the

It is not sensitive to glitches.

- 4			
1			
1.00			
11.00			
100			
100			
- 10			
100			
- 22			
No.			
Profession of the Parket			
Strength Strength			
Charles and the same			
		-	

(4)

clock signal.

inswer:

S.No.	Edge Triggering	Pulse Triggering
(1)	Edge triggered storage element is called flip-flop.	Pulse triggered storage element is called latch.
(2)	Edge triggering occurs for positive (or) negative pulse.	Pulse trigger occurs for whole pulse.
(3)	The input signal is sampled at the	The input signal is sampled wher

low.

the clock signal is either high (or)

It is sensitive to glitches.

List the comparison between Moore and Mealy model.

S.No.	Moore Model	Mealy Model
(1)	Its output a is function of present state only.	Its output is a function of present state as well as past input.
(2)	Input changes does not affect the output.	Input changes may affect the output of the circuit.
(3)	Moore model requires more number of states for implementing same function.	It requires less number of states for implementing same function.

(03) What is state assignment?

THEWET : To generate the desired next state for a particular present state and inputs, it is necessary to have specific flip-flop inputs. These flip-flop inputs functions, it is necessary to represent states in the state diagram using binary values instead of alphabets. This procedure is known as "state assignment".

```
to the billary ....
    Write the advantages of FSM.
Answer:
     The advantages of Finite State Machine include the following,
     Finite state machines are flexible.
```

Easy determination of reach ability of a state.

Low processor overhead.

(3)

(4)

Easy to move from a significant abstract to a code execution.