


4/1/2023


SR LATCH (Active high set)



input		output	
S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
0	1	0	1
1	0	1	0
1	1	Not valid	

case I :-

$$S = 1 \text{ \& } R = 0$$



from RWS
 $Q = 1, \bar{Q} = 0$

NOTE :-


whenever,
The input = 1
the output is '0'

Truth table for
NOR Gate :-

A	B	D
0	0	1
0	1	0
1	0	0
1	1	0

case II :-


$$S = 0 \text{ \& } R = 1$$



from RWS
 $Q = 0, \bar{Q} = 1$


case III :-

$$S = 0 \text{ \& } R = 0$$




from RWS, $Q = Q, \bar{Q} = \bar{Q}$
whenever the inputs are 0 & 0
the previous Q & \bar{Q} values
are retained.

Case - IV: $S = 1$ & $R = 1$



as we know from the truth table of the NOR gate if any one of the inputs is '1' then the output is '0'. So this case is not valid in D.E.

SR - Latch with NAND gates (Active low set)




we observe that whenever any input = 0 then the output is '1'

Truth table for NAND SR

A	B	S
0	0	1
0	1	1
1	0	1
1	1	0

S/P		O/P	
S	R	Q	\bar{Q}
0	0	invalid	
0	1	1	0
1	0	0	1
1	1	Q	\bar{Q}


Case (1): $S = 0$, $R = 1$



as we know from NAND truth table we know any input = 0 the output will be '1'

$Q = 1$ & $\bar{Q} = 0$


case (2): $S = 1, R = 1$




when the inputs are 1 & 1
the previous Q & \bar{Q} values
are retained.

$$Q = 1, \bar{Q} = 0$$

case (3): $S = 1, R = 0$



case (4): $S = 0, R = 0$




we know that from truth table of
NAND gate we say any input 0
the output is '1'.
so this case is not valid.

$$Q = 1 \text{ \& } \bar{Q} = 1$$

SR - FLIP-FLOP

SR - FLIP FLOP for (NOR Gate)



CLK	S	R	Q	Qbar.
0	X	X	Q	\overline{Q}
1	0	0	Q	\overline{Q}
1	0	1	0	1
1	1	0	1	0
1	1	1	-Invalid-	

NOR Gate
Truth table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

AND Gate
Truth table

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Verilog code for SR FLIP FLOP

```
module SRFF (S, R, CLOCK, Q, QBAR);
```

```
    input S, R, CLOCK;
```

```
    output Q, QBAR;
```

```
    and (R1, S, CLOCK);
```


```
    and (S1, R, CLOCK);
```

```
    nor (Q, R1, QBAR);
```

```
    nor (QBAR, S1, Q);
```

```
end module.
```


SR-FLIP-FLOP for NAND gate



NAND Gate Truth Table


A	B	y
0	0	1
0	1	1
1	0	1
1	1	0

clk	S	R	Q	\bar{Q}
0	X	X	Q	\bar{Q}
1	0	0	Q	\bar{Q}
1	0	1	0	1
1	1	0	1	0
1	1	1	Invalid	

6/1/2023

D - Latch
also called as
Latch


Data latch, Delay latch, Transparent



Truth table:

D	Q
0	0
1	1


D - FLIP-FLOP



clock	D	Q_{n+1}
0	X	Q_n
1	0	0
1	1	1


→ NOR gate based latch.
(Inverting gate from R to S)

→ NAND gate based latch
(Inverting gate from S to R)




D-Latch


D-FLIP FLOP (NOR GATE)



D-FLIP FLOP (NAND GATE)



JK - FLIP FLOP



J	K	Q
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}

FULL ADDER USING PAL & PLA

Truth Table :

A	B	C	sum	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Kmaps :

for sum :

C	AB			
	00	01	11	10
0		1		1
1	1		1	

$$\text{sum} = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + A\overline{B}C$$


for CO :

C	AB			
	00	01	11	10
0			1	
1		1	1	1


$$\text{CO} = BC + AB + AC$$

PAL :

AND PLANE




OR PLANE




PLA 3

AND PLANE



OR PLANE



FULL SUBTRACTOR USING PAL & PLA

Truth table:

A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-maps:

for difference:


		AB			
C		00	01	11	10
			1		1
		1		1	

$$\text{Difference} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$


Borrow:

		AB			
C		00	01	11	10
			1		
		1	1	1	

$$\text{Borrow} = \bar{A}C + \bar{A}B + BC$$



OR PLANE




Differ

Borrow

PLA:

AND PLANE



OR PLANE

