


Unit 1 Design Concepts

Digital system

combination circuits

output depends on only input


i) adder (switch)
sub



sequential circuits

Output depends on past inputs which is stored in memory

Eg: lift elevator, traffic, light converter, etc.



SSI - small scale integration circuit
(10 transistors) - 10^2

MSI - medium ^{scale} integration circuit

(100) - 10^3

LSI - large

(1000) - 10^4

VLSI - very large

(10,000) - 1K

ULSI - ultra large

(1K - 10K)

SOC - system on chip

(1 million)

NOC - Network on chip

(1 billion)

Number system

Decimal (0-9)	Binary (0, 1)		
0	00	8	1000
1	01	9	1001
2	10	10	1010
3	11	11	1011
4	100	12	1100
5	101	13	1101
6	110	14	1110
7	111	15	1111

* The radix/base of binary no system is 2 and for decimal is 10.

Q. Convert decimal no. system to binary

a) 48

$$(48)_{10} = (110000)_2$$

$$\begin{array}{r} 2 \mid 48 - 0 \\ 2 \mid 24 - 0 \\ 2 \mid 12 - 0 \\ 2 \mid 6 - 0 \\ 2 \mid 3 - 1 \\ \quad \quad \quad 1 \end{array}$$

b. $(148)_{10}$

$$(148)_{10} =$$

$$(10010100)_2$$

$$\begin{array}{r} 2 \mid 148 - 0 \\ 2 \mid 74 - 0 \\ 2 \mid 37 - 0 \\ 2 \mid 18 - 1 \\ 2 \mid 9 - 0 \\ 2 \mid 4 - 1 \\ \quad \quad \quad 1 \end{array}$$

$$a \cdot (1010101)_2$$

$$\begin{array}{ccccccc} 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\ 1 & 0 & 1 & 0 & 1 & 0 & 1 \end{array}$$

$$64 + 16 + 4 + 1 = (85)_{10}$$

HDL - hardware describe language


NAND GATE



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Binary quantities and variables.

switch



S	L
open	off
closed	on

S	L
0	0
1	1

Digital Circuits

Basic building blocks in a digital system are called logic gates

Logic gates are classified into basic gates and universal gates

The working of logic gates can be analysed using logic equation and truth table or behavioural table

Simple gates

AND


OR

NOT


Functionality can be expressed by a truth table

$$a = D - F$$


a	b	F
0	0	0
0	1	0
1	0	0
1	1	1




logic
 $F = a \cdot b$




a	b	f
0	0	1
0	1	1
1	0	1
1	1	0



$$\text{logic } f = a + b$$



a	f
0	1
1	0



T = 0 - open ckt
T = 1 -

* A truth table lists output for each possible input combination

F = A * B - and

F = A + B - OR

F = A¹ - not

universal gates are NAND and NOR
universal gates are



$$\text{Logic: } \overline{a} \cdot \overline{b}$$

NOR

a	b	f
0	0	1
0	1	1
1	0	1

NOR (OR+NOT)



a	b	F
0	0	1
0	1	0
1	0	0
1	1	0

$$\text{Logic} = \overline{a+b}$$

XOR gate: All inputs are same and output is 0 and the diff in inputs leads to 1. logic expression

$$a \Rightarrow D - f = a+b = \bar{a}\bar{b} + a\bar{b}$$

a	b	f	$\bar{a}\bar{b} + a\bar{b}$
0	0	0	$1 \cdot 0 + 0 \cdot 1$
0	1	1	
1	0	1	
1	1	0	

XNOR (XOR+NOT)

$$a \Rightarrow D - f = a \oplus b = \bar{a}\bar{b} + ab$$

a	b	f	$1 \cdot 1 + 0 \cdot 0 = 1$
0	0	1	$1 \cdot 0 + 0 \cdot 1 = 0$
0	1	0	$0 \cdot 0 + 1 \cdot 0 = 0$
1	0	0	$0 \cdot 0 + 1 \cdot 1 = 1$
1	1	1	

Decimal	Binary
0	00
1	01
2	10
3	11

8421

421

0	000	0000
1	001	0001
2	010	0010
3	011	0011
4	100	0100
5	101	0101
6	110	0110
7	111	0111
		1000
		1001
		1010
		1011
		1100
		1101
		1110
		1111
$2^3 \ 2^2 \ 2^1 \ 2^0$		
8 4 2 1		



Realization of digital circuits using logic gates

Draw XOR logic using basic gates

Sol:-


XOR gate

$$f(a, b) = \bar{a} \cdot b + a \cdot \bar{b}$$



Draw a logic diagram for the f/g

$$f(a, b, c) = ab + bc + ca$$



SOP expression

$$f(a, b, c) = \overbrace{a \cdot b + b \cdot c + c' \cdot a}^{\text{product terms}} \quad \begin{array}{l} \text{variables} \\ \downarrow \\ \text{minterms} \end{array}$$

called as sum of products (SOP)

The above SOP expression is non-standard or non-canonical.


POS expression

Product of sum

Consider, an expression $f(a, b, c)$

$$f(a, b, c) = \overbrace{(a+b) \cdot (b+c) \cdot (c+a)}^{\text{sum terms}}$$

Draw a logic diagram for above POS expression



Boolean Algebra

In 1854, George Boole developed an algebraic system now called Boolean algebra.

It is used to reduce the

Boolean laws and postulates

1. Associative law
2. Communicative law
3. Distributive law

1. Associative law: A binary operator * on a set S is said to be associative.

$$(x * y) * z = x * (y * z)$$

2. Communicative law: -

$$x * y = y * x$$

3. Distributive law: -

$$x * (y + z) = (x * y) + (x * z)$$

Identity element and complement

$$a + 0 = a$$

$$a + a' = 1$$

$$a \cdot 1 = a$$

$$aa' = 0$$

Basic Theorems

Postulate 2	(a) $x + 0 = x$	(b) $x + 1 = x$
Postulate 5	(a) $x + x' = 1$	(b) $x \cdot x' = 0$
Theorem 1	(a) $x + x = x$	(b) $x \cdot x = x$
Theorem 2	(a) $x + 1 = 1$	(b) $x \cdot 0 = 0$
Theorem 3: involution	(a) $(x')' = x$	(b) $\overline{xy} = y\bar{x}$
Postulate 3 commutative	(a) $x + y = y + x$	(b) $x(yz) = (xy)z$
Theorem 4: associative	(a) $x + (y + z) = (x + y) + z$	(b) $x + yz = x + y + z$
Postulate 4 distributive	(a) $x(y + z) = xy + xz$	(b) $(xy)' = x' + y'$
Theorem 5 DeMorgan	(a) $(x + y)' = x'y'$	(b) $x(x + y) = x$
Theorem 6 absorption	(a) $x + xy = x$	(b)

Any logic function can be reduced

- 1) using Boolean theorems and laws
- 2) using K map method
- 3) using Q and m method or tabular method.

$$\text{Theorem 1(a)} \quad x + x = x$$

$$x + x = (x + x) \cdot 1$$

$$= (x + x)(x + x')$$

$$= x + x \cdot x'$$

$$= x + 0$$

$$= x$$

Theorem $x+1 = 1$

$$\begin{aligned}x+1 &= 1 \cdot (x+1) \\&= (x+x') (x+1) \\&= x + x' \cdot 1 \\&= x + x' \\&= 1\end{aligned}$$

Theorem $x(x+y) = x$ by duality

$$\begin{aligned}&= x(x+y) \\&= x \cdot x + x \cdot y \\&= x + x \cdot y \\&= x(1+y) \\&= x(1) \\&= x\end{aligned}$$

Demorgan's law

$$x\bar{+}y = \bar{x} \cdot \bar{y} \quad \text{R.H.S} \quad \text{L.H.S}$$

x	y	\bar{x}	\bar{y}	$\bar{x} \cdot \bar{y}$	$x+y$	$\bar{x}+\bar{y}$
0	0	1	1	0	0	0
0	1	1	0	0	1	0
1	0	0	1	0	1	0
1	1	0	0	0	1	0

for a given function minimize function by using Boolean algebra

$$\begin{aligned}
 f(a, b, c) &= \bar{a}b + ab + \bar{a}\bar{c} \\
 &= b(\bar{a} + a) + \bar{a}\bar{c} \\
 &= b + \bar{a}\bar{c}
 \end{aligned}$$

Karnaugh Map (K Map)

Boolean expression can be graphically depicted and simplified with the use of Karnaugh maps. In a Karnaugh map 2^n possible min terms of an n -variable Boolean functions are represented by means of separate squares or cells on the map.

a	b	Product term or min term
0	0	$\bar{a}\bar{b}$
0	1	$\bar{a}b$
1	0	$a\bar{b}$
1	1	ab

- 0 - complemented function
- 1 - uncomplemented function

abc	min term
000	$\bar{a}\bar{b}\bar{c}$
001	$\bar{a}\bar{b}c$
010	$\bar{a}bc$
011	$\bar{a}b\bar{c}$
100	$a\bar{b}\bar{c}$
101	$a\bar{b}c$
110	$ab\bar{c}$
111	abc

Σm - sum of min term

2 variable K Map

K cell - $2^2 = 4$

\bar{a}	\bar{b}	b	\bar{b}
\bar{a}	0	1	
a	1	2	3
a			

3 variable K Map

K cell - $2^3 = 8$ chain rule

\bar{a}	\bar{bc}	$\bar{b}\bar{c}$	$\bar{b}c$	$b\bar{c}$	$b\bar{c}$	bc	$b\bar{c}$
\bar{a}	00	01	11	10			
\bar{a}	0	1	3	2			
a	1	4	5	7	6		
a							

$\{00, 01, 10\} - 1 \text{ bit}$

$\{11, 10\} - 2 \text{ bit}$

4 variables K map

cd

\bar{ab}	\bar{cd}	00	01	11	10
\bar{ab}	00	0	1	3	2
\bar{ab}	01	4	5	7	6
\bar{ab}	11	8	9	11	10
\bar{ab}	10	12	13	15	14

For a given function
Simplify using K map $f(a,b) = \Sigma m(0,2)$

$$1) f(a,b) = \Sigma m(0,2)$$

variable cell

		$2^2 = 4$	
		\bar{b}	b
\bar{a}	\bar{b}	0	1
a	\bar{b}	2	3

		\bar{b}	b
		\bar{a}	a
\bar{a}	\bar{b}	1	1
a	\bar{b}	1	2

$$f(a,b) = \bar{b}$$

$$\bar{a}\bar{b} + a\bar{b}$$

$$\bar{b}(\bar{a} + a)$$

$$\bar{b}(1)$$

$$\bar{b}$$

$$2) f(a,b) = \Sigma m(0,3)$$

		$2^2 = 4$	
		\bar{b}	b
\bar{a}	\bar{b}	1	1
a	\bar{b}	2	1

$$f(a,b) = \bar{a}\bar{b} + ab$$

1 - isolated cell

2 - pairs

4 - quad

8 - octal

1) can be grouped in the form

$$1, 2, 4, 8 \dots$$

2) can be grouped adjacent cell

3 variable K Map

$$f(a, b, c) = \sum m(0, 1, 4, 5)$$

variable cell = $2^3 = 8$

		bc	00	01	11	10
		a	0	1	3	2
		a	1	1	7	6

$$f(a, b, c) = \bar{b}$$

$$\bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + a\bar{b}\bar{c} + a\bar{b}c$$

$$\bar{b}\bar{c}(\bar{a}+a) + c\bar{b}(a+\bar{a})$$

$$\bar{b}(c+\bar{c})$$

$$\bar{b}$$

4 variable K Map

$$f(a, b, c, d) = \sum$$

		cd		cd	cd	cd	cd
		$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	cd	$\bar{c}\bar{d}$	$\bar{c}d$
		$\bar{a}\bar{b}$	1	1	3	2	
		$\bar{a}b$	1	1	1	6	
		ab	1	1	11	10	
		$a\bar{b}$	1	1	1	14	

$$m(0, 1, 4, 5, 7, 8, 9, 12, 13, 15)$$

$$2^4 = 16$$

$$\bar{a}b\bar{c}d + \bar{a}bcd +$$

$$abc\bar{d} + abcd$$

$$bd(\bar{a}\bar{c} + \bar{a}c + a\bar{c} + ac)$$

$$f(a, b, c, d) = \bar{c} + bd$$

Adjacencies in Karnaugh Map

1				1
1				1

\overline{BD}

1	1	1	1	1

\overline{B}


		1	1

\overline{BC}

1				1
1				1

\overline{D}

Consider a 4 variable K map and generate a logic expression



$$f(a, b, c, d) = bd + \bar{b}d$$

$b \odot d$



Don't care conditions
incompletely specified function

Don't cares are used to minimize boolean function by maximizing the cube

On K-map don't cares are labelled with symbol \times , $-$, ϕ

Simplify the given function
 $f(a, b, c) = \sum m(0, 4, 7) + d(1, 2, 6)$

a	$b\bar{c}$	$\bar{b}\bar{c}$	$\bar{b}c$	$b\bar{c}$
\bar{a}	1	1	3	2
a	1	5	1	6

(without don't care)

$$f(a, b, c) = \bar{b}\bar{c} + abc$$


a	$b\bar{c}$	$\bar{b}\bar{c}$	$\bar{b}c$	$b\bar{c}$
\bar{a}	1	x	3	x
a	1	5	1	x

(with don't care)


$$x = 1$$

$$f(a, b, c) = \bar{c} + ab$$

a b c



with x




without x

Minimize the following boolean function using K-Map

$$f(A, B, C, D) = \sum m(0, 1, 5, 7, 8, 9, 12, 14, 15) + d(3, 11, 13)$$

variable - 4

$$\text{cell} - 2^4 = 16$$



5-variable K Map

$$1. f(A, B, C, D, E) = \sum m(0, 2, 4, 6, 9, 11, 13, 15, 17, 21, 25, 27, 29, 31)$$

$$2. f(A, B, C, D, E) = \sum m(1, 4, 8, 10, 11, 20, 22, 24, 25, 26) + d(0, 12, 16, 17)$$

	$\bar{d}\bar{e}$	$\bar{d}e$	$d\bar{e}$	$d\bar{e}$	$\bar{d}\bar{e}$	$\bar{d}e$	$d\bar{e}$	$d\bar{e}$
$\bar{b}\bar{c}$	0	1	3	12	0	11	3	2
$\bar{b}c$	4	5	7	16	4	5	7	6
$b\bar{c}$	12	13	15	14	12	13	15	14
$b\bar{c}$	8	9	11	10	8	9	11	10

$$be + \bar{a}\bar{b}\bar{e} + \bar{a}\bar{d}e$$

$$\bar{A}\bar{D}\bar{E} + \bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C} d + \bar{a}\bar{b} c\bar{e} + ab\bar{c}\bar{e} \\ + a\bar{c}\bar{d}$$

$$2 \quad f(a, b, c, d, e) = \sum m(1, 4, 8, 10, 11, 20, 22, \\ 24, 26, 25) + \sum \overline{m}(0, 12, 16, 17).$$

\bar{a}	$b\backslash de$	$\bar{b}\backslash de$	$b\backslash \bar{d}\bar{e}$	$\bar{b}\backslash d\bar{e}$	$b\backslash d\bar{e}$	$\bar{b}\backslash \bar{d}e$	$b\backslash \bar{d}e$
0x	11	3	2	16	17x	19	18
4	5	7	6	20	21	23	22
12	13	15	14	28	29	31	30
8	9	11	10	24	25	27	26

$$\bar{a}\bar{d}\bar{e} + \bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}b\bar{c}\bar{d} + \\ a\bar{c}\bar{d} + ab\bar{c}\bar{e} + ab\bar{c}\bar{e}$$

$$\checkmark \bar{a}\bar{d}\bar{e} + \bar{b}\bar{c}\bar{d} + \bar{a}b\bar{c}\bar{d} + \bar{a}\bar{c}\bar{d} + \\ ab\bar{c}\bar{e} + ab\bar{c}\bar{e}$$

6 variable K-map
 $f(a, b, c, d, e, f)$

\bar{b} \bar{a}

b

a

\bar{b}

b

$$f = d\bar{f} + \bar{a}\bar{c}\bar{d}\bar{f} + \bar{a}\bar{b}\bar{c}f$$

Minterm and Max term

In SOP expression product terms is called min term

It is denoted by m

In min term 0 is always in complemented form

1 is always in uncomplemented form

expression

$$\text{Eg: } \bar{a}\bar{b}c$$

Max term

In POS expression sum terms called max term

denoted by M

0 - uncomplemented form

1 - complemented form

$$\text{Eg: } a+b+\bar{c}$$

	a b c	min term	Max term
0	0 0 0	$\bar{a}\bar{b}\bar{c}$	$a+b+c$
1	0 0 1	$\bar{a}\bar{b}c$	$a+b+\bar{c}$
2	0 1 0	$\bar{a}b\bar{c}$	$a+\bar{b}+c$
3	0 1 1	$\bar{a}bc$	$a+\bar{b}+\bar{c}$
4	1 0 0	$a\bar{b}\bar{c}$	$\bar{a}+b+\bar{c}$
5	1 0 1	$a\bar{b}c$	$\bar{a}+b+c$
6	1 1 0	$ab\bar{c}$	$\bar{a}+b+\bar{c}$
7	1 1 1	abc	$\bar{a}+\bar{b}+\bar{c}$

Realization of POS expression

- $F(A, B, C) = \prod M (0, 1, 6, 7)$
- $F(A, B, C) = \prod M (0, 1, 6, 7) + d(2, 3)$

variable - 3 cell - $2^3 = 8$

a	bc	bc	b̄c	b̄c̄	b̄c̄
a	0	0	3	2	
̄a	4	5	7	6	0

$$f(a, b, c) = (a+b) \cdot (\bar{a}+\bar{b})$$

$a \backslash bc$	bc	$b\bar{c}$	$\bar{b}\bar{c}$	$\bar{b}c$
a	0	0	x	x
\bar{a}	4	5	7	6

$$f(a, b, c) = a \cdot \bar{b}$$

Design of Multiple operation output circuit

Design a circuit with 4 input and 3 output which realise the function

$$F_1(a, b, c, d) = \sum m(11, 12, 13, 14, 15)$$

$$F_2(a, b, c, d) = \sum m(3, 7, 11, 12, 13, 15).$$

$$F_3(a, b, c, d) = \sum m(3, 7, 12, 13, 14, 15)$$

Limitations

PIs and essential PIs

0	1	3	2
4	5	7	6
12	13	15	14
8	9	11	10


$$f_1 = ab + ac\bar{d}$$

		1		
		1		
1	1	1		

$$f_2 = cd + ab\bar{c}$$

		1		
		1		
1	1	1	1	

$$f_3 = ab + \bar{a}cd$$



$$f_1 = \overline{a}\overline{b} + ab\overline{c}\overline{d}$$

j

i For a given function minimize using
K-Map

v $f(a, b, c) = \overline{a}bc + ab + \overline{a}c$

v Note:- 1. change the equation into
standard exp

2. generate min term

3. use K-map generate minimize eq

$$\begin{aligned}
 f(a, b, c) &\neq \bar{a}bc + abc(c+\bar{c}) + \bar{a}c(b+\bar{b}) \\
 &= \bar{a}bc + abc + ab\bar{c} + \bar{a}b\bar{c} + \bar{a}\bar{b}c \\
 &\quad \text{by } \bar{a}bc + \bar{a}b\bar{c} = \bar{a}bc
 \end{aligned}$$

$$\begin{aligned}
 f_2(a, b, c) &= \bar{a}bc + abc + ab\bar{c} + \bar{a}\bar{b}c \\
 &\quad \text{011} \quad \text{111} \quad \text{110} \quad \text{001} \\
 &\quad \text{3} \quad \text{7} \quad \text{6} \quad \text{1}
 \end{aligned}$$

$$f(a, b, c) = \sum m(1, 3, 6, 7)$$

0	11	31	2
4	5	71	61

$$f = \bar{a}c + ab$$

Limitations

If number of variables increased it is difficult to analyze K-Map

It is a trial and error method

It is a unprogrammable method


To overcome above limitation the QM method or tabular method can be used

(PI)

Prime Implicants and Essential Prime Implicants (EPI)

Prime implicants are all possible cubes on the K-Map are called PI's

Essential prime implicants are the minimum number of PI's available on K map to cover all one's or zero's



$\bar{a}c$
 ab
 bc

3 PI's

$\bar{a}c$
 ab

Tabular Method

Step 1 :- list all min terms in binary form

Step 2 :- Arrange the min terms according to number of ones

Step 3 :- Compare each binary number with every term in adjacent next higher category and if they differ by only one position put a check mark '-' on the position that they differ

Step 4 Apply the same process described in step 3 for resultant column until the further elimination of literals

Step 5 list all prime implicants

Step 6 :- select the minimum no. of PI's which must cover all the min term

for a given function $f(a, b, c, d)$,
 $\Sigma m(0, 2, 3, 6, 7, 8, 10, 12, 13)$
 using Quine-McCluskey method or
 tabular method.

	A	B	C	D	
0	0	0	0	0	-0
2	0	0	1	0	-1
3	0	0	1	1	-2
6	0	1	1	0	-2
7	0	1	1	1	-3
8	1	0	0	0	-1
10	1	0	1	0	-2
12	1	1	0	0	-2
13	1	1	0	1	-3

group	min term	Min term	Remarks
1	0	0 0 0 0	✓
2	2	0 0 1 0	✓
2	8	1 0 0 0	✓
3	3	0 0 1 1	✓
	6	0 1 1 0	✓
	10	1 0 1 0	✓
	12	1 1 0 0	✓
4	7	0 1 1 1	✓
	13	1 1 0 1	✓

group	min term	Min term	Remarks
1	0,2	0 0 - 0	✓
	0,8	- 0 0 0	✓
2	2,3	0 0 1 -	✓
	2,6	0 - 1 0	✓
	2,10	- 0 1 0	✓
	8,10	1 0 - 0	
	8,12	1 - 0 0	
3	3,7	0 - 1 1	✓
	6,7	0 1 1 -	
	12,13	1 1 0 -	

1	0,2,8,10	- 0 - 0	
	0,8,2,10	- 0 - 0	
2	2,3,6,7	0 - 1 -	
	8,6,3,7	0 - 1 -	

Conclusion
The uncovered midterms are

~~8, 12~~

~~12, 13~~

~~0, 2, 8, 10~~

~~2, 3, 6, 7~~

Draw a PI chart using uncovered minterm

Prime implicant	Minterms									
	0	2	3	6	7	8	10	12	13	
8, 12 $A\bar{C}\bar{D}$						x		x		
12, 13 $A\bar{B}\bar{C}$								x	(x)	
0, 2, 8, 10 $\bar{B}\bar{D}$	(x)	x					x	(x)		
2, 3, 6, 7 $\bar{A}C$		x	(x)	(x)	(x)					

$$f(A, B, C, D) = AB\bar{C} + \bar{B}\bar{D} + \bar{A}C$$

0	1	3	2
4	5	7	6
12	13	15	14
8	9	11	10

SRI C
Education

for a given function $f(a, b, c, d) = \Sigma m(2, 4, 5, 9, 12, 13)$. Simplify using QM method.

sol.: 8 4 2 1

2 0 0 1 0 - 1

4 0 1 0 0 - 1

5 0 1 0 1 - 2

9 1 0 0 1 - 2

12 1 1 0 0 - 2

13 1 1 0 1 - 3

Group	Min term	Min term		Remarks
1	2	0 0 1 0		✓
	4	0 1 0 0		
2	5	0 1 0 1		✓
	9	1 0 0 1		✓
	12	1 1 0 0		✓
3	13	1 1 0 1		✓
4, 5	0 1 0 -			✓
4, 12	- 1 0 0			✓
5, 13	- 1 0 1			✓
2	9, 13	1 - 0 1		
	12, 13	1 1 0 -		✓
1	4, 5, 12, 13	- 1 0 -		
	4, 12, 5, 13	- 1 0 -		

Conclusion

$\begin{matrix} 2 \\ 9, 13 \\ 4, 5, 12, 13 \end{matrix}$

Draw PI chart using uncovered min term

PI	2	4	5	9	12	13
2 $\bar{A}BC\bar{D}$	(X)					
A $\bar{C}D$ 9,13				(X)		X
4,5,12,13 B \bar{C}		(X)	(X)		(X)	X

m(2, 4, 5, 9, 12, 13)

ab	cd	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}\bar{b}$	0	1	3	21	
$\bar{a}b$	41	51	7	6	
ab	12	13	15	14	
$a\bar{b}$	8	9	11	10	

$$B\bar{C} + \bar{A}\bar{B}C\bar{D} + A\bar{C}D$$

for the given function f(a,b,c,d)

f(m (0,1,2,5,6,7,8,9,10,14))

8	4	2	1	.	8	1	0	0	0	-1
0	0	0	0	-0	9	1	0	0	1	-2
1	0	0	0	1	-1	10	1	0	1	0
2	0	0	1	0	-1	14	1	1	1	0
5	0	1	0	1	-2					-3
6	0	1	1	0	-2					
7	0	1	1	1	-3					

Group	Minterm	Min term	Remarks
01	0	0 0 0 0	
2	1	0 0 0 1	
	2	0 0 1 0	
	8	1 0 0 0	
3	5	0 1 0 1	
	6	0 1 1 0	
	9	1 0 0 1	
	10	1 0 1 0	
4	7	0 1 1 1	
	14	1 1 1 0	
1	0,1	0 0 0 -	
	0,2	0 0 - 0	
	0,8	- 0 0 0	
	1,5	0 - 0 1	
	1,9	- 0 0 1	
			incomplete

Draw a PI chart using uncovered min terms.



PI's	0	1	2	5	6	7	8	9	10	14
1, 5		X		(X)						
5, 7 ABD				(X)	X					
6, 7						(X)	X			
3, 1, 8, 9 BC	X	X								
0, 2, 8, 10 CD	X		X						(X)	
2, 6, 10, 14		X			X		X		X	(X)

$$f(a, b, c, d) = \bar{A}BD + \bar{B}\bar{C} + C\bar{D}$$

The given function $f(a, b, c, d) \in$

ab	cd	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}\bar{b}$	0'	11		3	2'
ab	4	5'	71		6'
ab	12	13		15	141
$a\bar{b}$	81	91		11	10'

$$f(a, b, c, d) = C\bar{D} + D\bar{A}B + \bar{C}\bar{B}$$

PI's	0	1	2	5	6	7	8	9	10
(0, 1, 8, 9) $\bar{B}\bar{C}$	x	x				x	x	(x)	
(0, 2, 8, 10) $\bar{B}\bar{D}$	x		x				x		x
(2, 6, 10, 14) $C\bar{D}$			x		x				x
(1, 5) $\bar{A}CD$		x		x					x
(5, 7) $\bar{A}BD$			x	x			x		
(6, 7) $\bar{A}Bc$					x	x			

$$\bar{B}\bar{C} + C\bar{D} + \bar{A}\bar{C}D +$$

Q) A ~~for~~ for a given function $f(a, b, c, d)$
 $= \sum(0, 1, 2, 5, 6, 7)$

PI's	0	1	2	5	6	7
(0, 1) $\bar{A}\bar{B}$	x	x				
(0, 2) $\bar{A}\bar{C}$	x		x			
(1, 5) $\bar{B}C$		x		x		
(2, 6) $B\bar{C}$			x		x	
(5, 7) AC				x		x
(6, 7) AB					x	x

Trial &
Error
method

$$\bar{A}\bar{B} + B\bar{C} + AC$$

K-Map.

- Q) For the following given function
- $$f(A, B, C, D) = \sum m(2, 3, 7, 9, 11, 13) + \sum d(1, 10, 15)$$

Note:- The don't care columns are omitted when forming the prime implicant chart.

	8	4	2	1	
	A	B	C	D	
2	0	0	1	0	- 1
3	0	0	+	1	- 2
7	0	1	1	1	- 3
9	1	0	0	1	- 2
11	1	0	1	1	- 3
13	1	1	0	1	- 3

PI's chart

PI'S	2	3	7	9	11	13
(1, 3, 9, 11)		x		x	x	
(2, 3, 10, 11)	x	x			x	
(3, 7, 11, 15)		x	x		x	
(9, 11, 13, 15)				x	x	x

$$\bar{b}c + cd + ad$$

Q find a minimum sum of products expression for the following function

$$f(a, b, c, d) = \sum m(0, 2, 3, 5, 7, 9, 11, 13, 14, 16, 18, 24, 26, 28, 30)$$

	0	2	3	5	7	9	11	13	14	16	18	24	26	28	30
(0, 2, 16, 18)	(X)	X								X	X				
(16, 18, 24, 26)										X	X	X	X		
(24, 26, 28, 30)											X	X	(X)	X	
(2, 3)		X	X												
(3, 7)			X			X									
(3, 11)			X					X							
(5, 7)				X	X										
(5, 3)			X	X											
(9, 11)						X	X								
(9, 13)							X		X						
(14, 30)										(X)					X

PI's	3	5	7	9	11	13
(3, 7)	X		X			
(3, 11)	X				X	
(5, 7)		X	X			
(5, 3)		X				X
(9, 11)			X	X		
(9, 13)				X	X	

$$\begin{aligned}
 & \bar{B}\bar{C}\bar{E} + AB\bar{E} + \bar{A}\bar{C}DE + \bar{A}\bar{B}CE + \\
 & \bar{A}B\bar{D}E + BC\bar{D}\bar{E}
 \end{aligned}$$

Equivalent functions

$$F_1 = (ab)' \quad F_2 = (ab)' + ab'$$

$$F_3 = ab \quad F_4 = a' + b$$

Find equivalent function

a	b	$f_3 = ab$	$\bar{f}_3 = \bar{ab}$	\bar{b}	$\bar{a}b$	$(ab)' + ab'$	\bar{a}	f_2	$f_4 = a' + b$
0	0	0	1	1	0	1	1	1	1
0	1	0	1	0	0	1	0	0	0
1	0	0	1	1	1	1	0	0	1
1	1	1	0	0	0	0			

F_1 and F_2 are equivalent functions

Realization of basic gates using universal gates

NAND

$$\overline{a} \overline{b} \rightarrow D \rightarrow y = \overline{a} \cdot \overline{b}$$

NOT

$$\overline{\square} \rightarrow D \rightarrow y = \overline{a} \cdot \overline{a} = \overline{a}$$


AND

$$a \overline{b} \rightarrow D \rightarrow y = a \cdot b$$

$$a \overline{b} \rightarrow D \rightarrow \overline{a} \cdot b \rightarrow D \rightarrow y = \overline{a} \cdot b = a \cdot b$$

OR

$$a \overline{b} \rightarrow D \rightarrow y = a + b$$



$$a \cdot b = \bar{\bar{a}} + \bar{\bar{b}} \neq a + b$$

NOR

$$\begin{array}{c} a \\ b \end{array} \Rightarrow \text{NOR} \quad y = \overline{a+b}$$

NOT

$$a \Rightarrow \text{NOT} \quad y = \overline{a+a} = \bar{a}$$

AND

$$\begin{array}{c} a \\ b \end{array} \Rightarrow \text{NAND} \quad \overline{a+b} = \bar{\bar{a}} \cdot \bar{\bar{b}} = a \cdot b.$$


OR

$$\begin{array}{c} a \\ b \end{array} \Rightarrow \text{NAND} \quad \overline{\overline{a+b}} \Rightarrow \text{NOR} \quad y = a+b.$$


Realize the given function $y(a,b) = \bar{a}b + a\bar{b}$ using basic gates.

Steps

1. Realizing using basic gates
2. Change all basic gates with NAND gate
3. Check the functionality



NAND



UNIT-2

Part - I

Number System

Part - I

Introduction to combination logic circuits

Number System

In a digital system deals with binary number system. It consists of only 2 digits 0 and 1 ON and OFF respectively. The base or radix for binary number system is 2.

One single digit in a binary no. system is called bit.

Considered a string of binary number

0101	1010	1010	1111
msb	↓ Nibble	↓ Bit	LSB

- Group of 4 binary bits is called nibble
- Group of 8 binary bits is called byte
- Group of 16 binary bits is called word
- Group of 32 binary bits is called double word
- Extreme right side is called least significant bit
- Extreme left - most significant bit

Types of Number System

- 1) Decimal Number System :- base or radix
- 2) Binary Number System - base or radix
- 3) Hexadecimal Number system - base/radix
- 4) Octal Number System - base/radix (8)

Binary Number System

It is the simplest form of number system. It consists of only two digits in base which are 0 and 1 or off and on respectively.

Base is given in ~~base~~ numbers.

For a given binary number system convert into Decimal.

Procedure:- To obtain decimal number multiply with base for the given number.

Ex:- $10110_2 = \underline{\hspace{2cm}}_{(10)}$

$$\begin{array}{r} 1 \quad 0 \quad 1 \quad 1 \quad 0 \\ 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \end{array}$$

$$0 \times 1 = 0$$

$$1 \times 2 = 2$$

$$1 \times 4 = 4$$

$$0 \times 8 = 0$$

$$1 \times 16 = \underline{\hspace{2cm}}_{22}$$

For a given binary number convert
into decimal number

$$1001.1101_2 = \underline{\hspace{2cm}}_{10}$$

$$\begin{array}{r} 1 \ 0 \ 0 \ 1 \cdot 1 \ 1 \ 0 \ 1 \\ 2^3 \ 2^2 \ 2^1 \ 2^0 \quad 2^{-1} \ 2^{-2} \ 2^{-3} \ 2^{-4} \end{array}$$

$$8 + 0 + 0 + 1 \cdot 1 \times (0.5) + 1 (0.25) + 0 + 1 \times (0.0625)$$

$$9.8125_{10}$$

Decimal Number System

Decimal system consists of 10 digits starting from 0 to 9. This number system has ten as its base.

$$\text{Ex: } 246.45$$

$$2 \times 10^2 + 4 \times 10^1 + 6 \times 10^0 + 4 \times 10^{-1} + 5 \times 10^{-2}$$

(i) For a given decimal number 156 convert into binary number system

Procedure :- To obtain binary number divide given number into base 2.

$$\begin{array}{r} 156 \\ 2 \overline{)156} \\ 78 \\ 2 \overline{)78} \quad -0 \\ 39 \\ 2 \overline{)39} \quad -0 \\ 19 \\ 2 \overline{)19} \quad -1 \\ 9 \\ 2 \overline{)9} \quad -1 \\ 4 \\ 2 \overline{)4} \quad -0 \end{array}$$

$$\begin{array}{r} 1 \\ 0 \end{array} -0$$

$$10011100_2$$

(ii) 145

$$\begin{array}{r} 145 \\ \hline 2 | 72 - 1 \\ 2 | 36 - 0 \\ 2 | 18 - 0 \\ 2 | 9 - 0 \\ 2 | 4 - 1 \\ 2 | 2 - 0 \\ \hline 1 - 0 \end{array}$$

$$10010001_2$$

Binary	Decimal	Hexadecimal	Octal
0 0 0 0	0	0	0
0 0 0 1	1	1	1
0 0 1 0	2	2	2
0 0 1 1	3	3	3
0 1 0 0	4	4	4
0 1 0 1	5	5	5
0 1 1 0	6	6	6
0 1 1 1	7	7	7
1 0 0 0	8	8	10
1 0 0 1	9	9	11
1 0 1 0	10	A	12
1 0 1 1	11	B	13
1 1 0 0	12	C	14
1 1 0 1	13	D	15
1 1 1 0	14	E	16
1 1 1 1	15	F	17

Octal Number System

- Characteristics of the octal number system are as follows -
 - Uses eight digits - 0, 1, 2, 3, 4, 5, 6, 7
 - Also called as base 8 number system

For a given octal number system
convert to decimal

(i) 12570_8

$$\begin{array}{r} 1 \ 2 \ 5 \ 7 \ 0 \\ \times 8^4 \ 8^3 \ 8^2 \ 8^1 \ 8^0 \\ \hline 4096 + 1024 + 320 + 56 \end{array}$$

$$5496_{10}$$

Hexadecimal Number System

- Characteristics of hexadecimal number system are as follows -
 - Uses 10 digits and 6 letters,
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F
 - Letters represent the numbers starting from 10.
- Also called as base 16 number system

For a given hexadecimal number
convert to decimal

(i) 89

$$8 \times 16^1 + 9 \times 16^0 = 137$$

$$(ii) \text{ CFF}_{16} =$$

$$12 \times 16^2 + 15 \times 16^1 + 15 \times 16^0 \\ 3072 + 240 + 15 \\ 3327$$

$$(iii) \text{ 8F}_{16} =$$

$$8 \times 16^4 + 15 \times 16^0 \\ 128 + 15 \\ 143$$

$$(iv) \text{ 19fDE}_{16} =$$

$$1 \times 16^4 + 9 \times 16^3 + 15 \times 16^2 + 13 \times 16^1 + 14 \times 16^0 \\ 65536 + 36864 + 3840 + 208 + 14 \\ 106462$$

$$(ii) CFF_{16} =$$

$$12 \times 16^2 + 15 \times 16^1 + 15 \times 16^0 \\ 3072 + 240 + 15 \\ 3327$$

$$(iii) 8F_{16} =$$

$$8 \times 16^1 + 15 \times 16^0 \\ 128 + 15 \\ 143$$

$$(iv) 19FDE_{16} =$$

$$1 \times 16^4 + 9 \times 16^3 + 15 \times 16^2 + 13 \times 16^1 + 14 \times 16^0 \\ 65536 + 36864 + 3840 + 208 + 14 \\ 106462$$

Convert the given number 24.3_8 to binary and decimal number system

$$(i) 24.3_8$$

$$\begin{array}{r} 2 \quad 4 \cdot 3 \\ \hline 010 \quad 100 \cdot 011 \end{array}$$

$$010100.011_2$$

$$2^5 \ 2^4 \ 2^3 \ 2^2 \ 2^1 \ 2^0 \cdot 2^{-1} \ 2^{-2} \ 2^{-3}$$

$$1 \times 16 + 1 \times 4 + 1 \times 0.25 + 1 \times 0.125$$

$$16 + 4 + 0.25 + 0.125$$

$$20.375$$

(ii) 258

$$\begin{array}{r} 2 \quad 5 \\ 010 \quad 101 \end{array}$$

$$010101_2$$

convert the given decimal number
39.12 to binary

$$39.12_{10} = \underline{\hspace{2cm}}_2$$

$$\begin{array}{r} 2 \mid 39 \\ 2 \mid 19 - 1 \\ 2 \mid 9 - 1 \\ 2 \mid 4 - 1 \\ 2 \mid 2 - 0 \\ \quad \quad \quad 1 - 0 \end{array}$$

$$100111$$

Taking the fraction part

fraction	fraction $\times 2$	Rem newf	Integer
0.12	0.24	0.24	0
0.24	0.48	0.48	0
0.48	0.96	0.96	1
0.96	1.92	0.92	1
0.92	1.84	0.84	1
0.84	1.68	0.68	1

$$100111.060111\cdots$$

a) Convert decimal numbers into binary numbers b) add the binary number and convert the result into decimal equivalent.

Binary addition : The rules of binary addition

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$\begin{array}{rcl} 1 + 1 = 10 & \text{sum } 0 & \text{carry } 1 \\ 1 + 1 + 1 = 11 & \text{sum } 1 & \text{carry } 1 \end{array}$$

Addition

(i)

$$\begin{array}{r} 1011 \\ 0001 \\ \hline 1100 \end{array} \leftarrow \frac{11}{12} \quad \begin{array}{r} 1011 \\ 1011 \\ \hline 10110 \end{array}$$

$$\begin{array}{r} 1011 \\ 0011 \\ \hline 1110 \end{array} \quad \begin{array}{r} 11 \\ - 3 \\ \hline 14 \end{array}$$

Binary subtraction : The rules of binary subtraction

$$0 - 0 = 0$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$

$$10 - 1 = 1$$

$(2 - 1 = 1)$

convert decimal number 15 and 31
and add

$$\begin{array}{r} 2 \longdiv{15} \\ 2 \longdiv{7} -1 \\ 2 \longdiv{3} -1 \\ \hline 1 - 0 \end{array}$$

1011

1111_2

$$\begin{array}{r} 2 \longdiv{31} \\ 2 \longdiv{15} -1 \\ 2 \longdiv{7} -1 \\ 2 \longdiv{3} -1 \\ \hline 1 - 0 \end{array}$$

1011

1111_2

$$\begin{array}{r} 11111 \\ 11111 \\ \hline 101110 \end{array}$$

$2^5 \ 2^4 \ 2^3 \ 2^2 \ 2^1 \ 2^0$

$$32 + 8 + 4 + 1$$

$$= 46$$

subtract 10001 from 11001

$$\begin{array}{r} 16 \ 8 \ 4 \ 2 \ 1 \\ 11001 \\ 10001 \\ \hline 01000 \end{array}$$

$25 \quad 17$

$$\begin{array}{r} 01000 \\ 32 \ 8 \ 4 \ 2 \ 1 \\ = 8 \end{array}$$

. 1's complement
The 1's complement of the binary
number obtained by complementing
each bit (0 to 1 and 1 to 0)
ex:- 1's complement of 1100 is
0011

2's Complement

The signed binary number required large electronic circuitry for addition and subtraction. Therefore a positive decimal number are expressed in sign-magnitude form.

- But negative numbers rare expressed in 2's complement form.

Eg:- for a given binary number convert into 2's complement.

$$\begin{array}{r} 10101 \\ \text{i's comp} - 01010 \\ \text{add } 1 \\ \hline \text{BN} \quad 01011 \end{array}$$

Obtain 2's complement for given number

$$\begin{array}{r} 010110 \\ 101001 \\ \hline 101010 \end{array}$$

Introduction to Combination Circuits

- combinational circuits

- output is a function of the present inputs.

- Does not have state information

- Does not require memory

Combinational circuits provide a higher level of abstraction.

- Help in reducing design complexity
- Reduce chip count


(basic gates)
Ex:- switch, address, subtractors, comparators, decoders, encoders multiplexers, de-multiplexers

Block diagram

Here $x_1, x_2 \dots x_m$ are primary inputs

Here $x_1, x_2 \dots x_m$ are primary outputs

$$Z = f(x)$$



Design of combinational circuits

Step 1 : - Draw block diagram and mention inputs and outputs


Step 2 : - Obtain logical table or behaviour table

Step 3 : - Generate output logic equations using K-map

Step 4 : - Draw combinational circuit using logic gates

Eg : - Design 3 input AND gate

①



Block diagram

②

logic table.


a	b	c	z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

③

a	$b\bar{c}$	$\bar{b}c$	$\bar{b}\bar{c}$	bc
\bar{a}	0	1	3	2
a	4	5	(7)	6

$$z = abc$$

④ combination logic circuit



Design a combinational circuit
for the given task.




A	C	K	M	LED
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	N
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

$$2^4 = 16$$

Design of half adder

Block diagram



Addition of 2 binary values with sum & carry output

2^2

Truth table

A	B	C	S
0	0	0	0
1	0	0	1
2	1	0	1
3	1	1	0


a \ b

0	1
2	3

$$C = a \cdot b$$


$$\begin{aligned} S &= \bar{a}b + a\bar{b} \\ &= a \oplus b \end{aligned}$$

Circuit diagram



Design for full adder

- Adds three 1-bit values
 - Like half-adder, produces a sum and a carry
- Adds building N-bit adders
 - Simple technique
 - Exercise - Design of FA using TWO HA



logic table

a	b	ci		c_o	s
0	0	0		0	0
1	0	0		0	1
2	0	1	0,	1	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1

a	$b\bar{c}_i$	$b\bar{c}_i$	$\bar{b}c_i$	$\bar{b}\bar{c}_i$
\bar{a}	0	1	3	2
a	4	5	7	6

$$c_o = bc_i + \bar{a}ci + ab$$


a	$b\bar{c}_i$	$b\bar{c}_i$	$\bar{b}c_i$	$\bar{b}\bar{c}_i$
\bar{a}	0	1	3	2
a	4	5	7	6

$a \odot b$


$a+b$

$$\begin{aligned}
 S &= \bar{a}\bar{b}c_i + ab\bar{c}_i + abc_i + \bar{a}b\bar{c}_i \\
 &= \bar{a}(\bar{b}c_i + b\bar{c}_i) + a(\bar{b}\bar{c}_i + bc_i) \\
 &= \bar{a}(b \oplus c_i) + a(\bar{b} \oplus c_i) \\
 &= \bar{a}(b \oplus c_i) + a(\overline{b \oplus c_i}) \\
 S &: a \oplus b \oplus c
 \end{aligned}$$

Logic diagram




Realization of full adder using half adder.



$$\begin{aligned}
 c_0 &= (a \oplus b) c_i + ab \\
 &= (\bar{a}b + a\bar{b}) c_i + ab \\
 &= \bar{a}bc_i + a\bar{b}c_i + ab \\
 &= b(\bar{a}c_i + a) + a\bar{b}c_i \\
 &= b(\bar{a} + a)(a + c_i) + a\bar{b}c_i \\
 &= b(a + c_i) + a\bar{b}c_i \\
 &= ab + bc_i + a\bar{b}c_i \\
 &= ab + c_i(b + a\bar{b}) \\
 &= ab + c_i(b + \bar{b})(b + a) \\
 &= ab + c_i(b + a) \\
 &= ab + ac_i + bc_i
 \end{aligned}$$

Half subtractor (HS)




Logic table

a	b	B	D _i
0	0	0	0
1	0	1	1
2	1	0	1
3	1	0	0


$$B = \bar{a} b$$

$$D_i = \bar{a} b + a \bar{b}$$

$$= a \oplus b$$



Full Subtractor



	a	b	b _i	B _o	D _i
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1

	$\bar{b}b_i$	$\bar{b}b_i$	bb_i	$\bar{b}\bar{b}_i$
\bar{a}	0	1	3	2
a	4	5	7	6

$$B_o = \bar{a}b_i + \bar{a}b + bb_i$$

	$\bar{b}b_i$	$\bar{b}b_i$	bb_i	$b\bar{b}_i$
\bar{a}	0	1	3	2
a	4	5	7	6

$$a\bar{b}\bar{b}_i + \bar{a}\bar{b}b_i + abb_i + \bar{a}b\bar{b}_i$$


$$a(\bar{b}\bar{b}_i + bb_i) + \bar{a}(\bar{b}b_i + b\bar{b}_i)$$

$$a(b \odot b_i) + \bar{a}(b \oplus b_i)$$

$$a(\bar{b} \oplus b_i) + \bar{a}(b \oplus b_i)$$

$$D_i = a \oplus b \oplus b_i$$

Realize wof full subtractor using
two half subtractor



$$B_0 = (\bar{a} \oplus b)B_{in} + \bar{a}b$$

$$(a \odot b)B_{in} + \bar{a}b$$

$$(\bar{a}b + ab)B_{in} + \bar{a}b$$

$$\bar{a}bB_{in} + abB_{in} + \bar{a}b$$

$$\bar{a}(\bar{b}B_{in} + b) + abB_{in}$$

$$\bar{a}(\bar{b} + b)(b + B_{in}) + abB_{in}$$

$$(\bar{b} \wedge B_i) \vee b$$

$$(\bar{b} \vee b) \wedge (b \vee B_i)$$

$$\bar{a}b + \bar{a}B_{in} + abB_{in}$$

$$b(\bar{a} + aB_{in}) + \bar{a}B_{in}$$

$$b(\bar{a} + a)(\bar{a} + B_{in}) + \bar{a}B_{in}$$

$$\bar{a} \vee (a \wedge B_{in})$$

$$(\bar{a} \vee a) \wedge (\bar{a} \vee B_{in})$$

$$b(\bar{a} + B_{in}) + \bar{a}B_{in}$$

$$B_o = \bar{a}b + bB_{in} + \bar{a}B_{in}$$

$$D_i = a \oplus b \oplus B_{in}$$

Design of 1 bit comparator circuit

i:



$2^1 = 2$

a	b	G1	E	L
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0


$$G_1 = a\bar{b}$$

$$E = \bar{a}\bar{b} + ab = a \oplus b$$


$$L = \bar{a}b$$

Bi)

Logic circuit



Design of 2-bit comparator circuit



	a ₁	a ₀	b ₁	b ₀	G	E	L
0	0	0	0	1	0	1	0
1	0	0	0	0	0	0	1
2	0	0	1	0	0	0	1
3	0	0	1	1	0	0	1
4	0	1	0	0	0	0	1
5	0	1	0	1	1	0	0
6	0	1	1	0	0	1	0
7	0	1	1	1	0	0	1
8	1	0	0	0	0	0	1
9	1	0	0	1	1	0	0
10	1	0	1	0	1	0	0
11	1	0	1	0	0	1	0
12	1	1	0	1	0	0	1
13	1	1	0	0	1	0	0
14	1	1	1	0	1	0	0
15	1	1	1	1	0	1	0

$a_1 b_0$	$b_1 b_0$	$b_1 b_0$	$b_1 b_0$	$b_1 b_0$
a_0	0	1	3	2
a_0	4	5	7	6
a_0	12	13	15	14
a_0	8	9	11	10

greater

$$\bar{b}_1 a_1 + a_0 \bar{b}_1 \bar{b}_0 + \bar{a}_1 a_0 \bar{b}_0$$

a_1	1	3	2
0	1	5	6
4	5	7	6
12	13	15	14
8	9	11	10

equal


$$a_1 a_0 b_0 b_1 + \bar{a}_1 a_0 \bar{b}_1 \bar{b}_0 + \bar{a}_1 \bar{a}_0 \bar{b}_1 \bar{b}_0$$

less

a_1	1	3	2
0	1	1	2
4	5	7	6
12	13	15	14
8	9	11	10

$$b_1 \bar{a}_1 + b_0 \bar{a}_1 \bar{a}_0 + a_1 \bar{a}_0 b_1 \bar{b}_0$$

Ripple carry adder



Limitations: Delay carry propagation or carry propagation delay can be overcome using carry lookahead adder


Carry look ahead adder

The process by eliminating inter stage carry delay is carry - lookahead adder.

It uses 2 functions carry generator & carry propagator.

It is a high speed adder

Let us consider, FA using 2 HA to illustrate carry look ahead adder



we define P_i and G_i as the carry propagate and carry generate signals for the i^{th} stage of the adder

$$P_i = A_i \oplus B_i \text{ and } G_i = A_i B_i$$

$$S = A_i \oplus B_i \oplus C_{in}$$

$$C_{i+1} = G_i + P_i C_i \quad \text{let } i=0,1,2$$

at

$$i=0$$

$$C_1 = G_0 + P_0 C_0$$

$$i=1$$

$$C_2 = G_1 + P_1 C_1 \quad \text{Now } C_1 \text{ in Prev eq}$$

$$C_2 = G_1 + P_1 (G_0 + P_0 C_0)$$

$$G_1 + P_1 G_0 + P_0 P_1 C_0$$

$$i=2$$

$$C_3 = G_2 + P_2 C_2$$

$$\Rightarrow C_3 = G_2 + P_2 (G_1 + P_1 G_0 + P_0 P_1 C_0)$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_0 P_1 C_0$$


Multiplexers w/ data selectors
4 data input
MUX

Multiplexers 4×1

(i) - 2^n data inputs

(ii) - n selection inputs

(iii) - a single output




Multi-input-single output

selection input determines
the input that should be
connected to the output

Design of 2:1 MUX

Block diagram

$2^n: 1$




S	Y
0	i_0
1	i_1

Logic equation


$$Y = \bar{S}i_0 + Si_1$$

logic diagram 2:1



mixing of
signal
MUX
multiplexor


Design of 4:1 MUX




$s_0 \ s_1$	y
0 0	i_0
0 1	i_1
1 0	i_2
1 1	i_3

logic equation

$$\bar{s}_0 \bar{s}_1 i_0 + \bar{s}_0 s_1 i_1 + s_0 \bar{s}_1 i_2 + s_0 s_1 i_3$$




Design of 4:1 using 2:1 MUX



De Mux

Designing 1:2 De Mux




$1:2^n \rightarrow$ selection
 $1:2^n \rightarrow$ selec
 $1:2^1 \rightarrow$ selec


S	y_0	y_1
0	D	0
1	0	D

$$y_0 = \bar{S} D \neq \text{SB}$$

$$y_1 = S D$$



Design of 1:4 De Mux



S_1	S_0	O_0	O_1	O_2	O_3
0	0	D	0	0	0
1	0	0	D	0	0
2	1	0	0	D	0
3	1	1	0	0	D

logic equation


$$O_0 = \bar{S}_1 \bar{S}_0 D$$

$$O_1 = \bar{S}_1 S_0 D$$

$$O_2 = S_1 \bar{S}_0 D$$

$$O_3 = S_1 S_0 D$$

logic diagram



Decoder

Decoder selects one out of n inputs

The configuration of decoders

$$N \times 2^N$$


Here $N = \text{no. of inputs}$

$2^N = \text{No. of outputs}$

Application

- Decoder is min term generator because outputs represents all possible n inputs variable.
- It is used in display decoders
- Decoders used in memory addressing

Block diagram




enable dis

no o/p

Min term generation

- display decoding
- Data converter
- memory addressing

Design of 2:4 decoder



i_0	i_1	y_0	y_1	y_2	y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


logic equation

$$y_0 = \overline{i_0} \overline{i_1}$$

$$y_1 = \overline{i_0} i_1$$

$$y_2 = i_0 \overline{i_1}$$

$$y_3 = i_0 i_1$$




Design of 3:8 Decoder


$i_0\ i_1\ i_2$	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
000	1	0	0	0	0	0	0	0
001	0	1	0	0	0	0	0	0
010	0	0	1	0	0	0	0	0
011	0	0	0	1	0	0	0	0
100	0	0	0	0	1	0	0	0
101	0	0	0	0	0	1	0	0
110	0	0	0	0	0	0	1	0
111	0	0	0	0	0	0	0	1

A decoder which enable E signal

E	i_0	i_1	y_0	y_1	y_2	y_3
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



Design of 3:8 using 2:4 decoder



E

Using K map to generate logic eq
for A, B, C, D, E, F, g

a

$\bar{P}Q$	$\bar{R}\bar{S}$	$\bar{R}S$	RS	$R\bar{S}$
$\bar{P}Q$	00	01	11	10
PQ	00			
00	0	10	1	1
01	0	0	1	0
11	10	10	110	11
10	1	0	11	10

$$P + R + S\bar{P}Q + \bar{R}\bar{S}\bar{Q}$$

b

$\bar{R}\bar{S}$	$\bar{R}S$	RS	$R\bar{S}$	
$\bar{P}Q$	01	11	31	21
PQ	41	5	71	6
12 X	13 X	15 X	14 X	
81	91	11 X	10 X	

$$P + \bar{Q} + \bar{R}\bar{S} + RS$$

01	11	31	20
41	51	71	61
12 X	13 X	15 X	14 X
81	91	11 X	10 X

$$C = P + \bar{R} + S + Q$$

d

1 0	1	3 2	1 6
4	5 1	7	6 1
12	13	15	14
8 1	9 1	11	10

$$D = \bar{Q}\bar{R}\bar{S} + R\bar{P}\bar{Q} + \bar{P}RS + \bar{P}Q\bar{R}S$$

Encoders

for $n = 2$


Encoder 4 to 2

$(2^n \times n)$


The configuration of encoder
 $(2^n \times n)$

2^n = no. of input

n = no. of output



Design 4 : 2 encoder




x_0	x_1	x_2	x_3	A_0	A_1
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

Logic equation

$$A_0 = X_2 + X_3$$

$$A_1 = X_1 + X_3$$

Logic diagram 4:2 encoder



Design a four line encoder that outputs a zero code unless one and only one input line is active


	X_3	X_2	X_1	X_0	A_0	A_1
0	0	0	0	0	d	d
1	0	0	0	1	0	0
2	0	0	1	0	0	1
3	0	0	1	1	d	d
4	0	1	0	0	1	0
5	0	1	0	1	d	d
6	0	1	1	0	d	d
7	0	1	1	1	d	d
8	1	0	0	0	1	1
9	1	0	0	1	d	d
10	1	0	1	0	d	d
11	1	0	1	1	d	d
12	1	1	0	0	d	d
13	1	1	0	1	d	d
14	1	1	1	0	d	d
15	1	1	1	1	d	d

x_0	x_1, x_0	x_2, x_3	x_3	x_4
0	x	0	x	1
1		1	3	2
4	1	5 x	7 x	6 x
12	x	13 x	15 x	14 x
8	1	9 x	11 x	10 x

$$A_1 = x_2 + x_3$$

$$A_D = x_1 + x_3$$

Priority Encoder



x_0	x_1	x_2	x_3	A_0	A_1
0	0	0	0	x	x
1	0	0	0	0	0
x	1	0	0	0	1
x	x	1	0	1	0
x	x	x	1	1	1

$$A_0 = x_2 + x_3$$

$$A_1 = x_1 + \underline{x_3}$$

Code converters

1. Binary - excess 3 code converter
2. Binary - gray code converter
3. Gray code - Binary converter



a	b	c	d	E ₁	E ₂	E ₃	E ₄
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0



ab	$\bar{c}d$	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	cd
$\bar{a}b$	0 0	1 0	3 0	2 0	
$\bar{a}b$	4 0	5 1	7 1	6 1	
ab	12 X	13 X	15 X	14 X	
$\bar{a}b$	8 1	9 1	11 X	10 X	

$$E_1 = a + bc + bd.$$

	$\bar{c}\bar{d}$	$\bar{c}d$	cd	$c\bar{d}$
$\bar{a}b$	0 0	1 1	3 1	2 1
$\bar{a}b$	4 1	5 0	7 0	6 0
ab	12 X	13 X	15 X	14 X
$\bar{a}b$	8 0	9 1 X	11 X	10 X

$$\bar{b}d + \bar{b}c\bar{d} + a\bar{b} + b\bar{c}\bar{d}$$

Binary to Gray code converter
↳ use XOR gate



a	b	y
0	0	0
0	1	1
1	0	1
1	1	0

0 1 1 0
1 1 1 1

a	b	c		G_1	G_2	G_3	Dif ^f I/P = 1
0	0	0	0	0	0	0	
1	0	0	1	0	0	1	
2	0	1	0	0	1	1	
3	0	1	1	0	1	0	
4	1	0	0	1	1	0	
5	1	0	1	1	1	1	
6	1	1	0	1	0	1	
7	1	1	1	1	0	0	

obtain logic eq for G_1, G_2, G_3 and draw logic diagram

	$\bar{b}\bar{c}$	$\bar{b}c$	bc	$b\bar{c}$
\bar{a}	0 0	1 0	3 0	2 0
a	4 1	5 1	7 1	6 1

$$G_1 = a$$


0 0	1 0	3 1	2 1
4 1	5 1	7 0	6 0

$$G_2 = \bar{a}b + \bar{b}a$$


0 0	1 1	3 0	2 1
4 0	5 1	7 0	6 1

$$G_3 = \bar{b}c + b\bar{c}$$

Binary to Gray code



Gray code to Binary



G_{1_0} 4	G_{1_1}	G_{1_2}		B_0	B_1	B_2
0 0	0	0		0	0	0
1 0	0	1		0	0	1
2 0	1	0		0	1	1
3 0	1	1		0	1	0
4 1	0	0		1	1	1
5 1	0	1		1	1	0
6 1	1	0		1	0	0
7 1	1	1		0	1	

G_{1_0}	G_{1_1}, G_{1_2}
0	1
3	2
4 1	5 1
7 1	6 1

$$B_0 = G_0$$

0	1	3	1	2
4	1	5	7	6

$$B_1 = \bar{G}_0 G_1 + G_0 \bar{G}_1 = G_0 \oplus G_1$$

0	1	3	1	2
4	1	5	7	6

$$\begin{aligned} B_2 &= \bar{G}_0 \bar{G}_1 G_2 + \bar{G}_0 G_1 \bar{G}_2 + G_0 \bar{G}_1 \bar{G}_2 \\ &\quad + G_0 G_1 G_2 \\ &= \bar{G}_0 (G_1 \oplus G_2) + G_0 (G_1 \odot G_2) \\ &= \bar{G}_0 (G_1 \oplus G_2) + G_0 (G_1 \odot G_2) \end{aligned}$$

$$\bar{G}_0 (G_1 \oplus G_2) + G_0 (\overline{G_1 \oplus G_2})$$

$$\bar{a}b + a\bar{b}$$

$$G_0 \oplus G_1 \oplus G_2$$

UNIT - 3


Design of combinational Circuits
using PLD's

PLD's → Programmable logic devices

Structure of PLD's

It consists of array of AND Gates
OR Gates and NOT gates

It is readily available offshell
integrated circuit



PLD's are of 2 types

Simple PLD's and complex PLD's




1. Simple PLD's are classified into

three types

a) PROM :- Programmable read only ^{memo}

b) PLA :- Programmable logic array


c) PAL :- Programmable array logic




→ PLA is more efficient because it has option for programmability

→ General structure of programmable logic array

i) PLA



Design of a full adder using
PLA structure



$$s = a \oplus b \oplus ci$$

$$co = ab + bci + cia \quad \text{--- (1)}$$

$$co = P_1 + P_2 + P_3$$

$$s = a\bar{b}\bar{c}_i + \bar{a}\bar{b}c_i + abc_i + \bar{a}b\bar{c}_i \quad \text{--- (2)}$$


$$P_4 + P_5 + P_6 + P_7$$

3 inverters & 3 buffers

No. of $\rightarrow D$

No. of $\rightarrow D$ no. of product terms 7

No. of $\rightarrow D$ no. of $\frac{\text{OR gates}}{\downarrow \text{sum}}$ 2



for a given function F_1, F_2, F_3
realize using PLA

$$f_1(a, b, c) = \sum m(0, 1, 2, 5)$$

$$F_2(a, b, c) = \sum (0, 3, 7, 9)$$

$$F_3(a, b, c) = \sum (2, 3, 5, 7)$$

	$\bar{b}\bar{c}$	$\bar{b}c$	bc	$b\bar{c}$
\bar{a}	1	1	3	1
a	4	5	7	6

$$f_1 = 1 + \bar{b}c + \bar{a}\bar{c}$$

	1		1	2
0	1	1	3	2
4	1	5	7	6

$$F_2 = bc + \bar{b}\bar{c}$$

0	1	1	1	2
4	1	5	7	6

$$f_3 = \bar{a}b + ac$$

$$f_1 = \bar{b}c + \bar{a}\bar{c} = P_1 + P_2$$


$$F_2 = bc + \bar{b}\bar{c} = P_3 + P_4$$

$$f_3 = \bar{a}b + ac = P_5 + P_6$$

3 inverters

6 product terms

3 sum terms



Design of 1 bit comparator using
PLA

$$G_1 = a \bar{b}$$


$$E: \bar{a} \bar{b} + ab$$

$$L = \bar{a} b$$

2 invertors

4 product terms

3 sum terms




Design a PLA to realize the fig 3 logic functions and show the internal connections

$$f_1(A, B, C, D, E) = \overline{AB}\overline{D} + \overline{BC}\overline{D} + \overline{ABC}\overline{D}\overline{E}$$

$$f_2(AB, C, D, E) = \overline{AB}E + \overline{BC}\overline{D}E$$

$$f_3(A, B, C, D, E) = \overline{AB}\overline{D} + \overline{BC}\overline{D}E + \overline{ABC}\overline{D}$$



Realize the following 3 switching functions with a 3 input, 3-output PLA


$$f_1(A, B, C) = AB + \overline{B}C$$

$$f_2(A, B, C) = (A + \overline{B} + C)(\overline{A} + B)$$

$$f_3(A, B, C) = A + BC$$

$$f_2 = A\overline{A} + AB + \overline{A}\overline{B} + \overline{B}\overline{B} + \overline{A}C + BC$$

$$f_2 = AB + \overline{A}\overline{B} + \overline{A}C + BC$$




Programmable array logic (PAL)

② Drawbacks led to the development of a similar device in which the AND plane is programmable, but the OR plane is fixed. Such a chip is known as programmable array logic device.

PAL's are simpler to manufacture, and thus less expensive than PLAs, and offer better performance, PAL's have become popular in practical applications.

- ① In a PLA both the AND and OR planes are programmable.
- The programmable switches presented two difficulties for manufacturers of these devices. They were hard to fabricate correctly, and they reduced the speed performance of circuit implemented in the PLA's.


standard PAL structure



Realize functions using PAL

$$f_1 = x_1 x_2 x_3' + x_1' x_2 x_3 \quad f_1(a,b,c) = ab\bar{c} + \bar{a}bc$$

$$f_2 = x_1' x_2' + x_1 x_2 x_3 \quad (00) \quad f_2(a,b,c) = \bar{a}\bar{b} + ab$$



Realize functions using PLA

$$f_1(a,b,c) = \bar{a}b + a\bar{b}c + \bar{a}c$$

$$f_2(a,b,c) = \bar{a}\bar{b} + \bar{a}\bar{b}c$$


$$f_3(a,b,c) = a\bar{b}c + \bar{a}\bar{b} + abc$$

$$f_1(a,b,c) = P_1 + P_2 + P_3$$

$$f_2(a,b,c) = P_4 + P_5 + P_6$$

$$f_3(a,b,c) = P_7 + P_8$$

NO. of inverters
AND Gates - 9
NO. of 3 input OR GATES - 3.



Realize the given function using PAL

$$f_A(A, B, C, D) = \sum m(0, 2, 7, 10) + d(12, 15)$$

$$f_B(A, B, C, D) = \sum m(2, 4, 5) + d(6, 7, 8, 10)$$

$$f_C(A, B, C, D) = \sum m(2, 7, 8) + d(0, 5, 13)$$

The result of the fig 3 exp

$$f_A(A, B, C, D) = \overline{A} \overline{B} \overline{D} + \overline{B} \overline{C} \overline{D} + \overline{A} B C D$$


$$\quad \quad \quad P_1 + P_2 + P_3$$

$$f_B(A, B, C, D) = \overline{A} B + \overline{B} C \overline{D}$$

$$\quad \quad \quad P_4 + P_5 + P_6$$

$$f_C(A, B, C, D) = \overline{A} \overline{B} \overline{D} + \overline{B} \overline{C} \overline{D} + \overline{A} B C D$$

$$\quad \quad \quad P_6 + P_7 + P_8$$



Limitations

- Limited number of switching functions can realize
- Selection of device to a particular applications. Single product term can not be shared between two sum terms
- If two sum contains a common product term that product must be generate twice
- More cost effective than PROM and PLA

Comparison PLA and PAL

PLA

AND and OR array are programmable

AND array can be programmed to get desired minterms

Any boolean function in SOP form can be implemented

less cost effective.
(costly)

More flexible to designer

CPLD

For implementation of circuits, that require more I/P and O/P, either multiple PLA's or PAL's can be employed or is called CPLD

A CPLD comprises multiple circuit blocks on a single chip with internal wiring resources to connect the circuit blocks. Each circuit block is similar to a PLA or a PAL.

PAL

AND array programmable,
OR array is fixed


AND array can be programmed to get desired min terms

Any boolean function in SOP form can be implemented

cost effective
(cheap)

flexible to the designer

Architecture of CPLD




field programmable gate array (FPGA)

All FPGAs contain regular structure of programmable basic logic cells surrounded by programmable interconnections connects

FPGA used to implement logic circuits of more than a few hundred thousand equivalent gates in size.

Two examples of FPGAs, called as the Altera FLEX 10K and the Xilinx XC4000.



FPGA - characteristics

- None of the mask layers are customised
- A method for programming the basic logic cells and the intercon


LUT (look up Table)

The most commonly used logic block is LUT which contains storage cells that are used to implement a small logic function.

Each cell is capable of holding a single logic value, either 0 or 1. The stored value is produced as o/p of storage cell.

It consists of memory block and MUX combination, it is used in FPGA design to implement any general purpose logic equations.

Structure of LUT



Two input LUT

Eg1:- 2 input LUT, implement XOR and XNOR function using LUT


XOR



choose 2 input LUT


a	b	y
0	0	0
0	1	1
1	0	1
1	1	0

Eg:-




$$\begin{array}{l} 11+00 \\ 1+0 \cdot 1 \end{array}$$

XNOR




a	b	y
0	0	1
0	1	0
1	0	0
1	1	1



Eg 2 : 3 bit adder

a	b	c _i	s
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1




introduction to verilog . HDL
 HDL (hardware description language)

↳ verilog
 ↳ VHDL - very high speed of
 Description language

verilog

- ↳ switch level modelling
- ↳ gate level
- ↳ Data flow
- ↳ Behavioral - Truth table
- ↳ RTL

Eg:- gatelevel module



$a \cdot b$ | y

0 0 | 0

0 1 | 0

1 0 | 0

1 1 | 1

→ Behavioural module (uses if)

logic Table

Gate level moduling

Verilog - can
use if

gate primitives

and or not nand nor xor xnor

Syntax

- ① Gate instance creation - without instance name
- ② Gate instance creation - with instance name

① and (list of o/p, list of i/p);
and (y, a, b);



and G1, (y, a, b);

Write a verilog code for basic gates using gate level modeling.

Structure / template of verilog

module <name of module> (port list);

input list of inputs;

output list of outputs;

// logic - comments




endmodule

eda playground

electronic design automation

write a program for basic gates



module and_p(a, b, c, y);

input a, b, c;

output y;

// logic . 3 input and prog in gate level module

and (y, a, b, c);


endmodule

```

// by
xor (y,a,b);
nand (y,a,b);
not (y,a);
nor (y,a,b);
xnor (y,a,b);

```

Verilog code for half adder



```
module ha(a,b,s,c);
```

```
    input a, b;
    output s, c;
```


// logic - 2 input , 2 output

```
xor (s,a,b);
```

```
and (c,a,b);
```

```
endmodule
```

Verilog code for full adder



```
module fac(a,b,ci,s,co);
```

```
input a,b,ci;
```

```
output co,s;
```

```
wire w1,w2,w3;
```

```
// logic
```

```
xor (s,a,b,ci);
```


```
and G1 (w1,a,b);
```

```
and G2 (w2,b,ci);
```

```
and G3 (w3,a,ci);
```

```
or (co,w1,w2,w3);
```

Verilog code for a decoder 2:4 for
gate level module.



```
module dec(a,b,y0,y1,y2,y3);
```

```
input a,b;
```

```
output y0,y1,y2,y3;
```

```
wire abar,bbar;
```

```
// logic - gate level modelling
```

```

not (abar, a);
not (bbar, b);
and 1 (y0, abar, bbar);
and 2 (y1, abar, b);
and 3 (y2, a, bbar);
and 4 (y3, a, b);
endmodule

```

Data flow modelling

- logic equation used to write program in data flow modelling
- This modelling requires verilog operator to define logic equations.

$$Y = a \cdot b \rightarrow \& \quad \text{assign } y = a \& b;$$

$$Y = a + b \rightarrow | \quad \text{assign } y = a \mid b;$$

$$Y = \bar{a} \rightarrow \sim(\text{or}) ! \quad \text{assign } y = \sim a;$$

$$Y = a \oplus b \rightarrow \wedge \quad \text{assign } y = a \wedge b;$$

$$Y = \overline{a \cdot b} \rightarrow \sim \& \quad \text{assign } y = \sim(a \& b); \\ \text{or} \\ y = \sim(a \& b);$$

$$Y = \overline{a+b} \rightarrow \sim | \quad \text{assign } y = \sim(a \mid b)$$

$$Y = a \odot b \rightarrow \sim \wedge \quad \text{assign } y = \sim(a \wedge b);$$

Eg:- $y = ab + bc + \overline{ca}$

$$\text{assign } y = a \& b \mid b \& a \mid \sim c \& a$$

Write a program using dataflow modelling code for AND gate




```
module xor_d(a,b,c,y)
  input a,b,c;
  output y;
```

```
// logic - dataflow modelling
  assign y = a & b & c;
endmodule
```

Similarly, write program for remaining gates (3/4P) and, or, not, xor, nand, nor

8) Half adder program in data modelling



```
module ha_d(a,b,s,c);
```

```
  input a,b;
```

```
  output s,c;
```


```
// logic -
```

```
  assign s = a & b;
```

```
  assign c = a & b;
```

```
endmodule
```

Q. Full adder program in data flow modelling



$$s = a \oplus b \oplus c_i$$

$$c_o = ab + b \cdot c_i + c_i \cdot a$$

```
module fa_d(a, b, ci, s, co);
    input a, b, ci;
    output s, co;
    assign s = a & b & ci;
    assign co = a & b | b & ci | ci & a;
endmodule
```

Q. Decoder 2:4 program in dataflow modelling

```
module dec(a, b, y0, y1, y2, y3);
    input a, b;
    output y0, y1, y2, y3;
    //
```

// logic

```
assign y0 = ~a & ~b;
```

```
assign y1 = ~a & b;
```

assign $y_2 = a \& \sim b$;
assign $y_3 = a \& b$;
end module

$$\frac{009}{500} \times 009 + \frac{008}{500} \times 008$$

Behavioural modelling

This modelling is similar to C language. It uses procedural constructs called always block.

Syntax

always @ (sensitivity list)
(or)

always @ *

```
module module-name ( Port list );
    input a, b ;
    output reg s, c ;
    always @ *
        begin
            { } → multiway
            if
            if-else
            case
            while
            for
            repeat
        end
    endmodule
```

Note:- No. specification in verilog

Eg:- 1010

<size>'<format><number>
4'b1010

Eg:- AND Gate

a	b	y
0	0	0
0	1	0
1	0	0
1	1	1

if ($a == 0 \&\& b == 0$)

$y = 1'b0;$

else

$y = 1'b1;$

case({a, b})

2'b00 : $y = 1'b0;$

2'b01 : $y = 1'b0;$

2'b10 : $y = 1'b0;$

2'b11 : $y = 1'b1;$

endcase

write a verilog code for ~~the~~ basic
gates in behavioural modelling

1. NOT

```
module not_b (a, y);  
    input a;  
    output reg y;  
    always @(*  
        begin  
            if (a == 0)  
                y = 1'b1;  
            else
```

$y = 1'b0;$

end

endmodule


2. AND

```
module and_b(a, b, y);  
    input a, b;  
    output reg y;  
    always@(a, b)  
    begin  
        if (a == 0 && b == 0)  
            y = 1'b0;  
        else  
            y = 1'b1;  
    end  
endmodule
```

Unit - IV

Sequential circuits:- It consists of combinational circuit and memory element.

The output of sequential circuit depends on present input and passed output



Y = next state
 y = present state
 x = present input
 z = output

It depends on present input and past output.


Examples of sequential circuits

lift elevator, tea, coffee vending machine,
~~etc~~ counters, etc.


Memory elements is used to store one bit of information it is called flip-flop or latch.

Flip-Flop - It is used to store one bit of information

Latch or flip-flop can be constructed using two gates connecting in cross coupled manner



SR latch



S - set

R - reset

Q - present state,
latch


Q-bar - complement

Syllabus Unit - IV

sequential circuits

- Basic latch
- Gated SR latch
- Gated D latch
- master - slave edge
- triggered flip - flop
- T flip-flop
- D - flipflop
- JK flip-flop
- Excitation tables
- Registers and counters
- Verilog code for flip - flop

Basic SR latch using NOR gate




Block diagram

$S = \text{set}$
 $R = \text{reset}$ } inputs

Q_n = present state
of latch

\bar{Q}_n : complement of
present state

Q_{n+1} = next state of
latch




logic circuit diagram

Inputs

S	R	Q_n	Q_{n+1}	state
0	0	0	0	no change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	.	
1	1	1	.	

undefined





00	1
01	0
10	0
11	0

SQ_n	00	01	11	10
0	0	1	1	2
1	1	1	X	X
	4	5	7	6

$$Q_{n+1} = S + \bar{R} Q_n$$

SR latch using NAND structure





same as

Limitations

- 1. more sensitive to inputs
- 2. undefined state

(To improve control logic)
Gated SR latch using NAND structure



$$Q_{n+1} = CS + \bar{R} Q_n + \bar{C} Q_n$$

C	S	R	Q_n	Q_{n+1}	state
0	x	x	0	0	hold
0	x	x	1	1	
1	0	0	0	0	NO change
1	0	0	1	1	
1	0	1	0	0	reset
1	0	1	1	0	
1	1	0	0	1	set
1	1	0	1	1	
1	1	1	0	x	undefined
1	1	1	1	x	

statement:- Here if $C = 0$ circuit acts
 in hold state.
 If $C = 1$ it acts as a SR latch

CS	R&R	00	01	11	10
00	x	x	1	3	x
01	x	5	x	7	x
11	12	13	1	15	x
10	8	0	9	11	0

$\begin{matrix} 0 & x & x \\ 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \end{matrix} \} 0$

$\begin{matrix} 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 1 & 1 \end{matrix} \} 1$

$$Q_{n+1} = S + \bar{R}P_n \quad (\text{with } DC's)$$

latch

Latch circuit without clock signal


Latch output depends only on input

flip-flop


Flip-flop circuit is with clock signal

Flip-flop depends on clock input as well as output


Timing diagram



SR latch with clock or SR flip-flop




SR flip-flop



S	R	Q_n	Q_{n+1}	state
0	0	0	0	No change
0	0	1	1	
0	1	0	0	reset
0	1	1	0	
1	0	0	1	set
1	0	1	1	
1	1	0	x	not defined
1	1	1	x	

JK flip flop
The undefined state in SR flip flop can be overcome using JK flip flop. The undefined state in SR flip flop can be overcome using JK flip flop. The undefined state in SR flip flop can be overcome using JK flip flop. The undefined state in SR flip flop can be overcome using JK flip flop. The undefined state in SR flip flop can be overcome using JK flip flop.



J	K	Q_n	Q_{n+1}	vstate
-	-	0 0	0 0	no change
-	-	0 0	- 0	
- 0 - 0 - 0 - 0				
0 - - - 0 0 - 1				

vset

reset

toggle vstate or
define vstate

Summary of all flip-flops

①

B	Q_n	Q_{n+1}	T	D	S	R	J	K
F	0	0	0	0	0	X	0	X
n	0	1	1	1				
v	1	0	1	0	1	0	1	X
s	1	1	0	1	0	1	X	1
					X	0	X	0

1. Flip Flop conversions
2. Design sequential circuit.

a) Realize the JK FF into D

Desired Given

D JK

b) Convert T FF into D?

Desired Given

D T

Procedure

1. Obtain transition table for the desired flip flop.
2. Generate given ff inputs from step 1
3. Generate eq flip flop inputs using K-map from given ff inputs
4. Draw the logic diagram for the given ff

Realize JK Flip Flop using SR FF

desired
JK

given
SR

S	J	K	Q_n	Q_{n+1}	S	R
B0	0	0	0	0	0	X
F1	1	0	0	1	X	0
m2	2	0	1	0	0	X
s3	3	0	1	0	0	1
4	1	0	0	1	1	0
5	1	0	1	1	X	0
re6	1	1	0	1	1	0
7	1	1	1	0	0	1

Generate eq for S & R in terms
of JK, Q_n using K-Map


J	00	01	11	10
0	0	1	3	2
1	4	5	X	6

$$S = J \bar{Q}_n$$

J	00	01	11	10
0	0	1	3	2
1	4	5	7	6


$$R = K Q_n$$

$$S = J\bar{Q}_n \quad R = KQ_n$$




convert T flip flop into D
desired given

D	Q_n	Q_{n+1}	T
0	0	0	0
1	0	1	1
0	1	0	1
1	1	1	0



$$T = \bar{D}Q_n + D\bar{Q}_n$$



Realize T flip flop using JK

desired given

T

JK


T	Q_n	Q_{n+1}	J	K
0	0	0	0	X
1	0	1	1	X
1	1	0	X	1
0	1	1	X	0

T	Q_n	
0	0	X
1	1	X

$$J = T$$

T	Q_n	
0	0	X
1	1	1

$$R = \bar{T}$$




Q) Realize JK FF using D

desired given
JK D

J	K	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0

JK Flip Flop

(2)



Excitation table

J	K	Q_n	Q_{n+1}	state
0	0	0	0	no change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	1	toggle
1	1	1	0	

Characteristic equation

		00	01	11	10	
		0	1	i	3	2
J	K	0	1	i	3	2
0	0	0	1	i	3	2
1	0	1	1	1	1	0
0	1	4	1	5	1	7
1	1	6	1	6	1	6

$$Q_{n+1} = \bar{K}Q_n + J\bar{Q}_n$$

toggle case

$$Q_n = 0$$

$$Q_{n+1} = \bar{K} Q_n + J \bar{Q}_n$$

$$Q_{n+1} = 0 \cdot 0 + 1 \cdot 1 = 1$$

$$Q_n = 1$$


$$Q_{n+1} = 0 \cdot 1 + 1 \cdot 0 = 0$$

Transition Table

Q_n	Q_{n+1}	J	K	
0	0	0	x	\rightarrow 0 0
0	1	1	x	$\frac{0}{0}$ 1
1	0	x	1	
1	1	x	0	

Timing diagram

Let us consider a JK flip flop.



$2m(\star)$
What is race around condition in JK FF
If $J=1$, $K=1$ the next state Q_{n+1}
is complement of the present state


$$Q_{n+1} = \bar{Q}_n$$

In race around condition, JK flip flop is more unstable. This problem can be overcome using master-slave triggered flip flop.

D-Flip Flop (Delay Flip-Flop)

D-Flip Flop is obtained by short circuiting NOT gate JK flip-flop terminal through

NOT gate



In D flip-flop next state Q_{n+1} is equal to D input

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

$$J = D \quad K = \bar{D}$$

$$\begin{aligned} Q_{n+1} &= D\bar{Q}_n + \bar{D}Q_n \\ &= D\bar{Q}_n + DQ_n \end{aligned}$$

$$= D(\bar{Q}_n + Q_n)$$

$$= D$$

$$Q_{n+1} = D$$

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1


$$D = \bar{Q}_n Q_{n+1} + Q_n Q_{n+1}$$

$$= Q_{n+1} (\bar{Q} + Q)$$

$$= Q_{n+1}$$

Toggle flip Flop

T flip-flop is obtained by short-circuiting JK terminals



$$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n$$

$$T = J = K$$

$$Q_{n+1} = T \bar{Q}_n + \bar{T} Q_n$$

$$Q_{n+1} = T \oplus Q_n$$

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	0

$$T = \bar{Q}_n Q_{n+1} + Q_n \bar{Q}_{n+1}$$

$$T = Q_n \oplus Q_{n+1}$$

UNIT - IV


Synchronous sequential circuit

Syllabus

- Basic design steps
- finite state machine (FSM) - moore & mealy state models
- state minimization
- sequence generation and detection
- ASM charts (Algorithmic state machine)

Representation of sequential circuits

state diagram



x : input
 y : present state
 y : Next state
 z : output

Mealy fsm modal

x/z input / output

State x (input) \rightarrow Name of the state x
 State y (x input)


PS

		y/z	ns/z / output

	0	1
A	$A/0$	$B/1$
B	$A/0$	$B/1$


JK Flip Flop

Block diagram $z = f(x, y)$




Moore FSM modal
In Moore FSM modal output logic depends
on present state of logic and independent
on present input

$$z = f(y)$$



state diagram,




(A/z)

A = name of state
z = output

state table

	0	1	z
y	A	B	0
A	A	B	1
B	A	B	1



Design step state
for the given state or state diagram

1. Perform state minimization (optional)
2. Find no. of states and decide number of flip flops
3. State assignment: It is used to convert alpha numerical values into binary values
4. Choose any one flip flop and draw transition table
5. Obtain logic equations for output and flip flop inputs using K-map
6. Draw a sequential circuit
7. Draw timing diagram

8) For the given state diagram design a

sequential model using

a) D Flip Flop

b) JK Flip Flop

c) T Flip flop

	x	y
A	A/0	B/1
B	A/0	B/1

$$\text{No. of states} = 2^{\text{ff}}$$

$$\text{No. of states} = 2$$

$$\text{No. of ff} = 1$$

state assignment

	0	1
0	0/0	1/0
1	0/0	1/1

No. of states	No. of ff
2	1
4 = 2^2	2
8 = 2^3	3
5 = $2^{2 \cdot 1}$	3
9 = $2^{3 \cdot 1}$	4

$$\begin{aligned} A &= 0 \\ B &= 1 \end{aligned}$$

PS	IN	NS	FFIN	output
y	x	y	D ✓	z
0	0	0	0	0
0	1	1	1	0
1	0	0	0	1
1	1	1	1	

$$D = Q_{n+1}$$


$$D = y$$

$$D = \bar{y}x + y\bar{x}$$

$$D = x(\bar{y} + y)$$


$$D = x$$

$$z = xy$$



FSM design for sequence generator
and detection

Eg:- sequence detector



if seq de
 $z = 1$
else
 $z = 0$

$$x = 01010101000101$$

$$z = 00010001000001$$

detect a seq 001 in the given
input seq

$$x = \overline{000}1\overline{001}\overline{00}1\overline{00}$$


$$z = 000100100100$$

For a given sequence draw
a state diagram


0 1 1
1st 2nd 3rd - correct bits

1 0 0
1st 2nd 3rd - wrong bits


Note:- machine starts detection process when it receives correct bits, machine goes to same state when it receives wrong first bit.



2. 101001001001001001



3. For a given sequence 0011, draw state diagram and draw sequential model using DFF



Sequence: 0011
 1st 2nd 3rd 4th

0 0 1 1

state table

	0	1
y		
A	B/0	A/0
B	C/0	A/0
C	C/0	D/0
D	B/0	A/1

state assi

A - 00
B - 01
C - 10

D = 11

No. of states - 4

No. of flip-flop - $2^2 = 2$

state table

	0	00/0
00	01/0	00/0
01	10/0	00/0
10	10/0	11/0
11	01/0	00/1

y_1, y_2	x	y_1, y_2	D_1, D_2	Z
00	0	0 1	0 1	0
00	1	0 0	0 0	0
01	0	1 0	1 0	0
01	1	0 0	0 0	0
10	0	1 0	1 0	0
10	1	1 1	1 1	0
11	0	0 1	0 1	0
11	1	0 0	0 0	1


y_1	y_2	00	01	11	10
0	y	0	1	3	2
1	\bar{y}	4	5	7	6

$$D_1 = y_1 \bar{y}_2 + \bar{y}_1 y_2 \bar{x}$$

y_1	y_2	00	01	11	10
0	1				
1	1				1

$$D_2 = \bar{y}_1 \bar{y}_2 \bar{x} + y_1 \bar{y}_2 x + y_1 y_2 \bar{x}$$

$$Z = xy_1 y_2$$



state minimization

it is used to perform to minimize hardware (flip flops and logic gates) in a designed sequential circuit.

Reduction in hardware leads to improve performance, reduces area, decrease power dissipation and reduces time delay

state minimization uses two methods

- 1) inspection method
- 2) Partition method

Q) For the given state table minimize the states using inspection method.

	0	1
0	A/0	C/0
B	C/0	D/1
C	E/0	C/1
D	A/0	C/0
E	D/0	B/1

State A and D are equivalent states because A and D are having same next state and for the given input $x = 0$ and 1 state D can be removed from

original table and replace D with A

y	0	1
A	A/0	C/0
B	C/0	A/1
C	E/0	C/1
E	A/0	B/1

x	0	1
a	a/0	c/0
b	c/0	a/1
c	d/0	c/1
d	a/0	b/1

y	0	1
a	a/0	b/1
b	c/1	c/0
c	c/0	e/0
d	d/0	e/0
e	a/1	b/0

c and d are equivalent state
because for $x=0$ c and d goes to same state and produce same output
for $x=1$ c and d goes to e state and produce same output 0

\therefore d can be removed from original circuit and replace d with c

$$\begin{array}{l} d = c \\ a = A \\ b = B \\ c = C \\ e = D \end{array}$$

	$x=0$	$x=1$
y		
A	A/0	B/1
B	C/1	C/0
C	C/0	D/0
D	A/1	B/0

Partition method

For a given table,

	$x=0$	$x=1$
y		
A	C/1	D/0
B	C/1	E/0
C	B/1	E/0
D	D/0	B/1
E	E/0	A/1


	Partitioning	Status
P_0	(A B C D E) 0 0	separate (ABC)(DE)
O/P $x=0$	0 0 0 1 1	
O/P $x=1$		
P_1	(A B C) (D E) C C B D E E	no separation possible
NS $x=0$	D E E	
NS $x=1$	B A	

Here A and B and C are equivalent states
 \therefore remove state B and C replace B & C
 \therefore remove state with A

D & E are equivalent states, remove E from the table. Replace E with D

	0	1
A	A/1	D/0
D	D/0	A/1

Q) Minimize the given state diagram and design sequential ckt using T flip flop



	0	1
A	A/0	B/0
B	B/0	C/1
C	A/1	D/1
D	D/0	B/0

Here state A & D are equivalent because
for input $x=0$; when next state
for A & D are self state

for $x=1$, both the states A & D
going to state B

Hence A & D are equivalent

\therefore Remove 'D' and replace 'D' with
'A' using inspection

$$A = D$$

minimize table

		0	1	state assi
y	x	A/0	B/0	A - 00
A	0	A/0	B/0	A - 00
B	0	B/0	C/1	B - 01
C	1	A/1	A/1	C - 10

state transition table

y, y_0	x	$T_1 T_0$	z	$T_1 T_0$
00	0	00	0	00
00	1	01	0	01
01	0	01	0	00
01	1	10	1	11
10	0	00	1	10
10	1	00	1	10
11	0	xx	x	xx
11	1	xx	x	xx

y, y_0	0	1
00	00/0	01/0
01	01/0	10/1
10	00/1	00/1

Generate logic eqs for T_1, T_0 & Z using K-map

y_1	y_0x	00	01	11	10
0	0	1	3	2	
1	14	15	x7	x6	

$$Z = y_1 + y_0x$$


y_1	y_0x	00	01	11	10
0	0		1		
1	1	1	x	1	

$$T_1 = y_1 + y_0x$$

y_1	y_0x	00	01	11	10
0	0	1	1		
1	1	x	x		

$$T_0 = \bar{y}_1 x$$


sequential ckt




Design synchronous 2 bit up-down

vcounter


synchronous



Asynchronous



- easy to design
- stable




$x=0$ $x=1$
down up

state assign

y, y_0	x	z, z_2	
00	0	11	0 - 00
01	0	00	1 - 01
10	1	10	2 - 10
11	1	01	3 - 11

y, y_0	x	y, y_0	D, D_0	z, z_0
00	0	11	11	00
00	1	01	01	00
01	0	00	00	01
01	1	10	10	01
10	0	01	01	10
10	1	11	11	10
11	0	10	10	11
11	1	00	00	11




Design of 3 bit up-decon counter

state

$$2^3 = 8$$

Moore model



y_2	y_1	y_0	w	T_2	T_1	T_0	D_1, D_2, D_3
0	0	0	0	1	1	1	1 1 1
0	0	0	1	0	0	1	0 0 1
0	0	1	0	0	0	0	0 0 0
0	0	1	1	0	1	0	0 1 0
0	1	0	0	0	0	1	0 0 1
0	1	0	1	0	1	1	0 1 1
0	1	1	0	0	1	0	0 1 0
0	1	1	1	1	0	0	1 0 0
1	0	0	0	0	1	1	0 1 1
1	0	0	1	0	1	0	1 0 1
1	0	1	0	1	0	0	1 0 0
1	0	1	1	1	0	0	1 1 0
111	1	0	0	1	0	1	1 0 1
111	0	0	1	1	0	1	1 1 1

1	1	1	0	110	110
1	1	1	1	000	000

logic equation

$$\begin{aligned}
 & \text{111} + \text{110} = \text{1001} \\
 & \text{111} - \text{110} = \text{001} \\
 & \text{111} \times \text{110} = \text{10110} \\
 & \text{111} \div \text{110} = \text{1} \text{ R } \text{101}
 \end{aligned}$$

06/01/23
friday

2bit up/down counter

y_1	00	01	11	10
0	0	1	0	1
1	1	0	1	0

y_1	00	01	11	10
0	1	1		
1	0	1		

$$D_1 = y_1 \oplus y_0 \oplus z_2$$

$$D_0 = \bar{y}_0$$


y_1	00	01	11	10
0				
1	1	1	1	1

y_1	00	01	11	10
0			1	1
1			1	1

$$z_1 = y_1$$

$$z_0 = y_0$$

Circuit Diagram / Solved circuit



Algorithmic State Machine Charts (ASM chart)

ASM stands for Algorithmic State Machine used to control digital system. It carries input and output information, it is a step-by-step procedure.

Components of ASM


- State Box
- Decision box
- Conditional output box
- Conditional output line also known as Mealy output box

Advantages of ASM


- Operation of a digital system can be easily understood by inspection of the sm chart.
- ASM charts represent physical hardware
- The sm chart are equivalent to a state graph, and it leads directly to a hardware realization
- ASM charts can be described the operation Sequential Circuits
- ASM charts are easier to understand and can be converted several equivalent form
- The ASM chart may be equivalently expressed as a state and output table.

AEI Components


State Box: The state of the system is represented by a state box. It is a rectangular box. At the top left hand corner the name of the state and within the state box the output signals are listed.





Decision Box: It is a diamond-shaped box with true false branches. Boolean Condition is placed in the box and the decision is made from the value of one or more inputs.



Conditional box:




For a given mealy fsm draw the Asm chart





For the given Moore Fsm Table Draw a Asm chart

m	x	z	
A	A	C	0
B	B	A	0
C	A	B	1

NOTE: ASm chart for Moore fsm use only State Box and decision box



Mealy Diagram to ASM



A Moore ASM with multiple inputs

Moore diagram to ASM

