Digital Design and Computer Organization Laboratory UE19CS206

3rd Semester, Academic Year 2020-21 Date:15—09—2020

Name:Suhan.B.Revankar	SRN: PES2UG19CS412	Section G

Week #2

Program #1

Title: FULL ADDER USING BASIC GATES

Aim:

DESIGN A FULL ADDER USING BASIC GATES AND VERIFY THE FULL ADDER TRUTH TABLE

```
| Time of the Note of Note of
```

2: Screen Shot of the VVP command output

```
D:\DDCO LAB PROGRAMS>verilog -o testfa basic.v fulladd.v fulladd_tb.v

D:\DDCO LAB PROGRAMS>vvp testfa

VCD info: dumpfile fulladd_test.vcd opened for output.


0a=0, b=0, c=0,sum=0,carry=0
5a=0, b=0, c=1,sum=1,carry=0
10a=0, b=1, c=0,sum=1,carry=0
15a=0, b=1, c=1,sum=0,carry=1
20a=1, b=0, c=0,sum=1,carry=0
25a=1, b=0, c=1,sum=0,carry=1
30a=1, b=1, c=0,sum=0,carry=1
35a=1, b=1, c=1,sum=1,carry=1

D:\DDCO LAB PROGRAMS>gtkwave fulladd_test.vcd

GTKWave Analyzer v3.3.71 (w)1999-2016 BSI

[0] start time.
[35] end time.

WM Destroy
```



Date: 15/09/2020

Name:

Suhan.B.Revankar

SRN:

PES2UG19CS412

Section

G

Week #2


Program #2

Title:

4 BIT RIPPLE CARRY ADDER

Aim:

DESIGN A FOUR RIPPLE CARRY ADDER USING FULL ADDERS AND VERIFY THE ADDITION OF TWO FOUR BIT NUMBER



2: Screen Shot of the VVP command output

```
C:\iverilog\bin\CIRCUIT\RCA>gtkwave rca_test.vcd

GTKWave Analyzer v3.3.100 (w)1999-2019 BSI

[0] start time.
[186000] end time.

MM Destroy

C:\iverilog\bin\CIRCUIT\RCA>iverilog -o testfa basicrc.v rca.v rca_tb.v

C:\iverilog\bin\CIRCUIT\RCA>iverilog -o testfa basicrc.v rca.v rca_tb.v

C:\iverilog\bin\CIRCUIT\RCA>vvp testfa

VCD info: dumpfile rca_test.vcd opened for output.

010=0000, i1-00001, cin-0,o=0000,cout=0

1610=00001, i1-0001, cin-0,o=0011,cout=0

2610=0001, i1-0001, cin-0,o=0011,cout=0

4610=00001, i1-1001, cin-1,o=1101,cout=0

6610=0011, i1-1001, cin-1,o=1011,cout=0

7610=1111, i1-0001, cin-1,o=1011,cout=0

7610=1111, i1-001, cin-1,o=1011,cout=0


C:\iverilog\bin\CIRCUIT\RCA>gtkwave rca_test.vcd

GTKWave Analyzer v3.3.100 (w)1999-2019 BSI

[0] start time.
[186000] end time.
```

Truth Table of Ripple Carry Adder

a3	a2	ai	a0	b3	h2	b1	b0	cin						
10[3]	10[2]	10[1]	10[0]	11[3]	11[2]	11[1]	11[0]	cin	00[3]	00(2)	00[1]	00[0]	cout	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0+0=0
0	0	0	0	0	0	0	1	0	0	0	0	1	0	0+1=1
0	0	0	1	0	0	0	1	0	0	0	1	0	0	1+1=2
0	1	1	1	0	0	0	1	0	1	0	0	0	0	7+1=8
0	0	0	0	0	1	1	1	0	0	1	1	1	0	0+7=7
0	1	1	0	0	1	1	1	0	1	1	0	1	0	6+7=E
0	0	1	1	1	0	0	1	1	1	1	0	1	0	3+9+1=D
1	1	1	1	0	0	0	1	1	0	0	0	1	1	F+1+1=1
0	1	1	1	0	1	1	1	0	1	1	1	0	0	7+7=E



Date:15/09/2020

Name:

Suhan.B.Revankar SRN: Section

PES2UG19CS412 G

Week #2


Program #3

Title:

2 TO 1 MULTIPLEXER

Aim:

DESIGN A 2 TO 1 MULTIPLEXER AND VERIFY ITS TRUTH TABLE



2: Screen Shot of the VVP command output

```
Microsoft Windows [Version 10.0.18362.1082]
(c) 2019 Microsoft Corporation. All rights reserved.

C:\iverilog\bin\CIRCUIT\MUX 2T01>verilog -o test1 mux2to1.v mux2to1_tb.v

C:\iverilog\bin\CIRCUIT\MUX 2T01>vp test1

VCD info: dumpfile MUX2_test.vcd opened for output.


0i0=0, i1=0,j=0,output=0
5i0=0, i1=1,j=0,output=1
15i0=0, i1=1,j=0,output=1
20i0=1, i1=0,j=0,output=0
25i0=1, i1=0,j=0,output=0
25i0=1, i1=0,j=0,output=0
35i0=1, i1=1,j=1,output=1
30i0=1, i1=1,j=0,output=0
35i0=1, i1=1,j=1,output=1
C:\iverilog\bin\CIRCUIT\MUX 2T01>gtkwave MUX2_test.vcd

GTKWave Analyzer v3.3.100 (w)1999-2019 BSI

[0] start time.
[35] end time.
wM Destroy

C:\iverilog\bin\CIRCUIT\MUX 2T01>__
```

[S]j	[A]io	[B]i₁	[X]y	
0	0	0	0	
0	0	1	0	
0	1	0	1	
0	1	1	1	
1	0	0	0	
1	0	1	0	
1	1	0	1	
1	1	1	1	



Date: 15/09/2020

Name:
Suhan.B.Revankar
SRN:
PES2UG19CS412
G

Week #2


Program #4

Title:

4 TO 1 MULTIPLEXER


Aim:

DESIGN A 4 TO 1 MULTIPLEXER UING 2TO 1 MULTIPLEXERS AND VERIFY ITS TRUTH TABLE



2.Truth Table for 4:1 MUX

ii[0:3]	ii[0]	ii[1]	ii[2]	ii[3]	S ₀	S ₁	уу
0000	0	0	0	0	0	0	0
1000	1	0	0	0	0	0	1
0000	0	0	0	0	0	1	0
0100	0	1	0	0	0	1	0
0000	0	0	0	0	1	0	0
0010	0	0	1	0	1	0	0
0000	0	0	0	0	1	1	0
0001	0	0	0	1	1	1	1



Disclaimer:

The programs and output submitted is duly written, verified and executed my me.

I have not copied from any of my peers nor from the external resource such as internet.

If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Suhan.B.Revankar

Name:Suhan.B.Revankar

SRN:PES2UG19CS412

Section: G

Date: 15/09/2020