## Digital Design and Computer Organization Laboratory UE19CS206

## 3<sup>rd</sup>Semester, Academic Year 2020-21

Date:

Name:	SRN:	Section
SUHAN.B.REVANKAR	PES2UG19CS412	G

Week#\_3\_\_\_\_

ProgramNumber:\_\_\_1\_\_\_

Title of the Program

16 BIT ALU


Aim:

AIM: DESIGN A 16 BIT ALU USING THE FULL ADDER MODULE AND COMPLETE THE TRUTH TABLE TO IMPLEMENT ADDITION, SUBTRACTION, AND OPERATION, XOR OPERATION

```
alu - Notepad
                                                                                                  П
File Edit Format View Help
// Write code for modules you need here
//module alu (input wire [1:0] op, input wire [15:0] i0, i1,output wire [15:0] o, output wire cout);
// Declare wires here
// Instantiate modules here
module fa (input wire i0,i1,cin,output wire sum,cout);
        wire t0, t1, t2;
        xor3 _i0 (i0,i1,cin,sum);
        and2 _i1 (i0,i1,t0);
and2 _i2 (i1,cin,t1);
        and2 _i3 (i0,cin,t2);
        or3 _i4 (t0,t1,t2,cout);
endmodule
module addsub (input wire addsub, i0, i1, cin, output wire sumdiff, cout);
        fa i0 (i0,t,cin,sumdiff,cout);
        xor2 _i1 (i1,addsub,t);
endmodule
module alu_slice (input wire [1:0] op, input wire i0, i1, cin, output wire o, cout);
        wire t_sumdiff, t_and, t_or, t_andor;
        addsub _i0 (op[0],i0,i1,cin,t_sumdiff,cout);
        and2 _i1 (i0,i1,t_and);
or2 _i2 (i0,i1,t_or);
        mux2 _i3 (t_and,t_or,op[0],t_andor);
        mux2 _i4 (t_sumdiff,t_andor,op[1],o);
endmodule
module alu (input wire [1:0] op, input wire [15:0] i0, i1, output wire [15:0] o, output wire cout);
        wire [14:0] c;
        alu_slice _i0 (op,i0[0],i1[0],op[0],o[0],c[0]);
        alu_slice _i1 (op,i0[1],i1[1],c[0],o[1],c[1]);
        alu_slice _i2 (op,i0[2],i1[2],c[1],o[2],c[2]);
        alu_slice _i3 (op,i0[3],i1[3],c[2],o[3],c[3]);
        alu_slice _i4 (op,i0[4],i1[4],c[3],o[4],c[4]);
        alu_slice _i5 (op,i0[5],i1[5],c[4],o[5],c[5]);
        alu_slice _i6 (op,i0[6],i1[6],c[5],o[6],c[6]);
        alu_slice _i7 (op,i0[7],i1[7],c[6],o[7],c[7]);
        alu_slice _i8 (op,i0[8],i1[8],c[7],o[8],c[8]);
        alu_slice _i9 (op,i0[9],i1[9],c[8],o[9],c[9]);
        alu_slice _i10 (op,i0[10],i1[10],c[9],o[10],c[10]);
        alu_slice _i11 (op,i0[11],i1[11],c[10],o[11],c[11]);
        alu_slice _i12 (op,i0[12],i1[12],c[11],o[12],c[12]);
        alu_slice _i13 (op,i0[13],i1[13],c[12],o[13],c[13]);
        alu_slice _i14 (op,i0[14],i1[14],c[13],o[14],c[14]);
```

alu\_slice \_i15 (op,i0[15],i1[15],c[14],o[15],cout);

endmodule



3. Complete the truth table for all the 16 combinations that implement addition, subtraction, AND along with OR operation

	op[1:0]	i0[15:0]	i1[15:0]	Output	
TESTVECTOR0	2'b00	16'h0000	16'h0000	16'h000	0
TESTVECTOR1	2'b00	16'haa55	16'h55aa	16'hffff	0
TESTVECTOR2	2'b00	16'hffff	16'h0001	16'h0000	1
TESTVECTOR3	2'b00	16'h0001	16'h7fff	16'h8000	0
TESTVECTOR4	2'b01	16'h0000	16'h0000	16'h0000	1
TESTVECTOR5	2'b01	16'haa55	16'h55aa	16'h54ab	1
TESTVECTOR6	2'b01	16'hffff	16'h0001;	16'h8002	0
TESTVECTOR7	2'b01	16'h0001	16'h7fff;	16'h0000	0
TESTVECTOR8	2'b10	16'h0000	16'h0000	16'h0000	1

TESTVECTOR9	2'b10	16'haa55	16'h55aa	16'h0000	0
TESTVECTOR10	2'b10	16'hffff	16'h0001	16'h0001	1
TESTVECTOR11	2'b10	16'h0001	16'h7fff	16'h0001	0
TESTVECTOR 12	2'b11	16'h0000	16'h0000	16'h0000	1
TESTVECTOR 13	2'b11	16'haa55	16'h55aa	16'hffff	1
TESTVECTOR 14	2'b11	16'hffff	16'h0001;	16'hffff	1
TESTVECTOR 15	2'b11	16'h0001	16'h7fff;	16'h7fff	0

## Disclaimer:

- The programs and output submitted is duly written, verified and executed myme.
- I have not copied from any of my peers nor from the external resource such asinternet.
- If found plagiarized, I will abide with the disciplinary action of the University.

## Signature:

Suhan.B.Revankar

SRN: PES2UG19CS412

Section: G

Date: 22-10-2020