<u>Digital Design and Computer Organization Laboratory</u> UE19CS206

3rd Semester, Academic Year 2020-21

Date: 08/09/2020

Name: Suhan.B.Revankar SRN: PES2UG19CS412 Section : G


Experiment number #1

Week #1


Program #1

Title: OR gate


Aim: To write Verilog code to mimic OR gate



Command Prompt Output:




2 Input OR gate		
Α	В	A+B
0	0	0
0	1	1
1	0	1
1	1	1



Title: NOR gate

Aim: To write Verilog code to mimic NOR gate



```
Exception (c) 2009 Nicrosoft Corporation. All rights reserved.

Civilere No.11/Nestonylarilegyner/larging = nor nor, nor2_th, w


Civilere No.11/Nestonylarging nor you nor

Civilere No.11/Nestonylarging nor

Civilere No.11/Nestonylarging nor you nor


Civilere No.11/Nestonylarging nor
```

2 Input NOR gate		
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0




Title: EOR gate

Aim: To write Verilog code to mimic EOR gate




```
GRICHORD CONTROL OF THE CONTROL OF T
```

2 Input EXOR gate		
Α	В	A⊕B
0	0	0
0	1	1
1	0	1
1	1	0



Title: NOT gate

Aim: To write Verilog code to mimic NOT gate



```
### CAWARDAN System Act 1981 |


**Character Uniforms (Dersian & 2.981) |

**Character Capability Comparation. ### Plants reserved.

**Collegen No. 1) New Stopy and You was a continued on the collegen of the
```


NOT gate		
Α	Ā	
0	1	
1	Ü	

Wave form:



Title: NAND gate

Aim: To write a Verilog code to mimic NAND gate



```
Callendow/System2Acmdore-gitowre nand2_tested

Ricrosoft Unidous (Upraion 6.1.7681)

Grysright Called Corporation. All rights reserved.

Criters Dell'Obestopnand2-testice opened for output.


188.46, b.1, c.1

288.47, b.1

288.47, b.1, c.1


288.47
```

2 Input NAND gate		
Α	В	A.B
0	0	1
0	1	1
1	0	1
1	1	0




Title: XNOR Gate

Aim: To write a Verilog code to mimic XNOR gate




Inputs		Outputs
Х	Υ	Z
0	0	1
0	1	0
1	0	0
1	1	1



Title: Circuit 1

Aim: To achieve the below shown circuit




```
File Edit Format View Help

module simple_circuit(A,B,C,Y);
input A,B,C;
output Y;
wire w1;
assign w1 = C&B;
assign Y= A|w1;
endmodule
```


```
EXECUTION STATEMENT CONTRACT C
```

Α	В	Υ
0	0	0
0	1	0
0	0	0
0	1	1
1	0	1
1	1	1
1	0	1
1	1	1



Title: Circuit 2

Aim: To achieve the below shown circuit



```
In the state of th
```


```
Tale Common System Norman Comparation.

Richard Unique. (Uprains 6.1.7681).

Richard Comparation.

Richard Com
```

Α	В	Υ
0	0	0
0	1	0
0	0	0
0	1	1
1	0	1
1	1	1
1	0	1
1	1	1



Disclaimer:

- The programs and output submitted is duly written, verified and executed my me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: suhan.b.revankar

Name: Suhan.B.Revankar

SRN: PES2UG19CS412

Section: G

Date: 08/09/2020