Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date:27-01-2021

Name: SUHAN B REVANKAR	SRN:	Section
	PES2UG19CS412	G


Week#____1___ Program Number: ____1__

Title of the Program


Write an ALP using ARM instruction set to add and subtract two 32 bit numbers .Both numbers are in registers.

I. ARM Assembly Code for each program

Test case used in class




Own example




II. Output Screen Shot (Register Window, Output window)

The output should be verified with 2 test cases (one example shown in class, one example of own choice)

Output of test case



Output of own example



III. Output table for each program

TESTCASE					
R0=10=Hex 0A	R1=20=Hex 1	4			
After addition	R2=30=Hex 1E				
After subtract	ion R2=10=Hex	0A			
RO	R1	Arithmetic operation	RESULTS		
0x0A					
0x0A					

Own example

Own example					
R0=5=Hex05 F	R1=2==Hex02				
After addition	R2=7=Hex07				
After subtracti	on R2=3=Hex03				
R0 R1 Arithmetic Results operation					
0x05					
0x05					

Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21


Date:27-01-2021

Name: SUHAN B REVANKAR	SRN: PES2UG19CS412	Section G
	Program Number:	_2


Write an ALP to demonstrate logical operations. All operands are in registers.

I. ARM Assembly Code for each program

Test case used in class




Own example




II. Output Screen Shot (Register Window, Output window)

The output should be verified with 2 test cases (one example shown in class, one example of own choice)

Output of testcase used in the class



Output of own example



III. Output table for each program

TESTCASE

RO	R1	Logic		Results
		operation		
0x05	0x06	ADD	ADD	R2=0x04
0x05	0x06	OR	OR	R3=0x07
0x05	0x06	EX-OR	EX-OR	R4=0x03
0x05		NOT	MVN	R5=0xfffffffa

Own example

R0	R1	Logic		Results
		operations		
0x03	0x06	AND	AND	R2=0x02
0x03	0x06	OR	OR	R3=0x07
0x03	0x06	EX-OR	EX-OR	R4=0x05
0x03		NOT	MNV	R5=ffffffc


Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21


Date:27—01--2021

Name: SUHAN B REVANKAR	SRN: PES2UG19CS412	Section G
Week#1	Program Number:	_3
Title of t	he Program	
Write an ALP to add 5 num in re	bers where values are gisters.	present
I. ARM Assembly Cod	e for each program	

Testcase used in class




Own example




II. Output Screen Shot (Register Window, Output window)

The output should be verified with 2 test cases (one example shown in class, one example of own choice)

Output of testcase



Output of own example



III. Output table for each program

TESTCASE

R0		0x05
R1		0x06
R2		0x07
R3		0x06
R4		0x15
R5	R0+R1	0x0b
R6	R5+R2	0x12
R7	R6+R3	0x18
R8	R7+R4	0x27

Own example

R0		0x09
R1		0x06
R2		0x07
R3		0x03
R4		0x08
R5	R0+R1	0x0f
R6	R5+R2	0x16
R7	R6+R3	0x19
R8	R7+R4	0x21

Microprocessor and Computer Architecture Laboratory UE19CS256


4th Semester, Academic Year 2020-21

Date:27-01-2021

Name: SUHAN B REVANKAR	SRN: PES2UG19CS412	Section G
	Program Number:	4
Title of th	ne Program	


Write an ALP using ARM instruction set to check if a number stored in a register is even or odd. If even, store 00 in R0, else store FF in R0


I. ARM Assembly Code for each program



II. Output Screen Shot (Register Window, Output window)

The output should be verified with 2 test cases (one example shown in class, one example of own choice)





III. Output table for each program

CASE1	R1		0x06
	R2	After AND operation	0x00
	R0	(EVEN)	0x00
CASE2	R1		0x05
	R2	After AND operation	0x01
	R0	(ODD)	Oxff

Disclaimer:

• The programs and output submitted is duly written, verified and executed by me.

- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: suhanb

Name: SUHAN B REVANKAR

SRN: PES2UG19CS412

Section: G

Date: 27-01-2021