Assignment 9 (GATE, EC2017,45)

Suhani Kalra

16 December 2020

0.1 QUESTION




Figure 1: GATE, EC2017,45

A programmable logic array (PLA) is shown in the figure. The Boolean function F implemented is

- 1. P'Q'R+PQ'R+P'QR
- 2. (P'+Q'+R)(P'+Q+R)(P+Q'+R')
- 3. P'QR+PQ'R+PQR
- 4. (P+Q'+R)(P'+Q+R)(P+Q'+R')

0.2 Programmable Logic Array

It is a kind of programmable logic device used to implement combinational logic circuits. It has a Programmable AND array as well as fixed OR array. The structure of PLA allows its inputs (and their complement) to be AND'ed together in the AND plane which will correspond to the product term of its inputs. Also, each output of the OR plane can be configured to give the logical sum of any outputs of the AND plane. This structure allows the implementation of logic functions in the sum-of-products form. In PLA, all the minterms are not realized but only required minterms are implemented. Its applications are:

- 1. To provide control over datapath.
- 2. Used as a counter.
- 3. Used as decoders.

0.3 SOLUTION

For the question 45 of GATE EC 2017 exam(Figure 1, Section 0.1),


we had to deduce the expression for the final Output F from the PLA, given in the Figure 1 (section 0.1) for this, we can say that, Figure 1 could be reduced to the following equation

$$F = P'Q'R + PQ'R + P'QR \tag{1}$$

The following report aims at providing a detailed derivation of the equation 1 using, Truth Table and Logical Circuit Diagram.

0.4 CIRCUIT DIAGRAM

The given question (figure 1, section 0.1) can also be represented by the following circuit diagram. This circuit diagram helps us to deduce the above mentioned equation 1 (section 0.2).



Р	Q	R	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	$\begin{array}{c} 1 \\ 0 \end{array}$
1	1	0	0
1	1	1	0

0.5 TRUTH TABLE

The given question (figure 1, section 0.1) can also be represented by the aforementioned Truth Table. This Truth table helps us to deduce the above mentioned equation (section 0.3).