

Module 0

Partha Pratim Das & Pralay Mitra

Objectives Outline

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding

Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code

TAC to Assembly

Module 07: CS31003: Compilers

Target Code Generation (TAC \rightarrow TC)

Partha Pratim Das & Pralay Mitra

Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

ppd@cse.iitkgp.ac.in; pralay@cse.iitkgp.ac.in

September 28, 2021



Module Objectives

Module (

Partha Pratir Das & Pralay Mitra

Objectives & Outline

TAC to TC
Scope & Overview
Steps
TAC Optimization

Guess
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembly

- Understand Target Code Generation Process
- Understand Optimizations of TAC
- Understand Memory Binding and Register Allocation
- Understand Translation to Target Code (Assembly)
- Understand Optimizations of Target Code



Module Outline

Module 0

Partha Pratii Das & Prala Mitra

Objectives & Outline

TAC to TC
Scope & Overvie

TAC Optimization
Memory Binding
Register Allocation &

Assignment Code Translation Target Code Optimization

TAC to Assembly

- Objectives & Outline
- 2 TAC to TC
 - Scope & Overview
 - Steps
 - TAC Optimization
 - Memory Binding
 - Register Allocation & Assignment
 - Code Translation
 - Target Code Optimization
- TAC to Assembly
 - Code Mapping



Target Code Generation Overview

Module 0

Partha Pratii Das & Prala Mitra

Objectives Outline

TAC to TC

Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment

Code Translation Target Code Optimization

TAC to Assembl

Target Code Generation



Target Code Generation – Scope

Module (

Partha Pration

Das & Prala

Mitra

Objectives Outline

TAC to TC

Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Tagget Code

TAC to Assembly

• Target Machine: x86-32 bits

- Input
 - Symbol Tables
 - o Table of Labels
 - o Table of Constants
 - Quad Array of TAC
- Output
 - List of Assembly Instructions
 - External Symbol Table and Link Information
- No Error / Exception Handling



Target Code Generation Steps - Summary

Module 0

Partha Prati Das & Prala Mitra

Outline TAC to TC

Scope & Overvie

Steps

FAC Optimization

Memory Binding

Register Allocation &

Assignment

Code Translation

Earget Code

TAC to Assembly

- [1] TAC Optimization
- [2] Memory Binding
 - Generate AR from ST memory binding for local variables
 - Generate Static Allocation from ST.gbl memory binding for global variables
 - Generate Constants from Table of Constants
 - Register Allocations & Assignment
- [3] Code Translation
 - Generate Function Prologue
 - Generate Function Epilogue
 - Map TAC to Assembly Function Body
- [4] Target Code Optimization
- [5] Target Code Management
 - Integration into an Assembly File
 - Link Information Generation for multi-source build



TC Generation Steps – TAC Optimization: Machine-independent Code Optimization

Module 0

Partha Pratii Das & Prala Mitra

Outline

TAC to TC

Scope & Overview

Steps

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembl

- Intermediate code generation process introduces many inefficiencies
 - Extra copies of variables, using variables instead of constants, repeated evaluation of expressions, etc.
- Code optimization removes such inefficiencies and improves code
- Improvement may be time, space, or power consumption
- It changes the structure of programs, sometimes of beyond recognition
 - o Inlines functions, unrolls loops, eliminates some programmer-defined variables, etc.
- Code optimization consists of a bunch of heuristics and percentage of improvement depends on programs (may be zero also)
- Optimizations may be classified as local and global



TC Generation Steps – TAC Optimization

Module (

Partha Pration

Das & Prala

Mitra

Outline

Scope & Overviev

TAC Optimization
Memory Binding
Register Allocation
Assignment

Register Allocation & Assignment Code Translation Target Code Optimization

TAC to Assembly

- Optimize TAC
- Peep-hole Optimization
 - Elimination of Useless Temporary
 - Eliminating Unreachable Code
 - Flow of Control Optimization
 - \circ Algebraic Simplification & Reduction of Strength
- Common Sub-expression Elimination
- Constant Folding
- Dead-code Elimination



Example: Vector Product

Module

Partha Pratin Das & Pralay Mitra

Objectives & Outline

TAC to TC
Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation

TAC to Assembl

```
int a[5], b[5], c[5];
                                  // int i. n = 5:
int i, n = 5;
                                  100: t1 = 5
                                  101: n = t1
for(i = 0: i < n: i++) {
                                 // for(i = 0: i < n: i++) {
    if (a[i] < b[i])
                                  102: t2 = 0
        c[i] = a[i] * b[i];
                                  103: i = t2
    else
                                  104: if i < n goto 109 // T
        c[i] = 0;
                                  105: goto 129 // F
                                  106: t3 = i
                                  107: i = i + 1
return;
                                  108: goto 104
                                 // if (a[i] < b[i])
                                  109: t4 = 4 * i
                                  110: t5 = a[t4]
                                  111: t6 = 4 * i
                                 112: t7 = b[t6]
                                  113: if t5 < t7 goto 115 // T
```

```
// c[i] = a[i] * b[i]:
115: t8 = 4 * i
116: t9 = c + t8
117: \pm 10 = 4 * i
118: t11 = a[t10]
119: t12 = 4 * i
120: t13 = b[t12]
121: t14 = t11 * t13
122 \cdot *t9 = t14
123: goto 106 // next
// c[i] = 0:
124 \cdot +15 = 4 * i
125: t16 = c + t15
126: t.17 = 0
127 \cdot * t \cdot 16 = t \cdot 17
// }
128: goto 106 // for
// return:
129: return
```

114: goto 124 // F



Example: Vector Product: Peep-hole Optimization

Module (

Partha Prati Das & Prala Mitra

Objectives &

TAC to TC
Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation

Target Code Optimization

TAC to Assembl

Peep-hole optimization and potential removals are marked. Recomputed quad numbers are shown:

```
// int i, n = 5:
    100: t1 = 5 <=== def-use propagation: XXX
100:101: n = 5
    // for(i = 0; i < n; i++) {
    102: t2 = 0 <=== def-use propagation: XXX
101:103: i = 0
102:104: if i < n goto 109 // true exit
103:105: goto 129 // false exit
    106: t3 = i <=== unused: XXX
104:107: i = i + 1
105:108: goto 104
    // if (a[i] < b[i])
106:109: t4 = 4 * i // strength reduction
107:110: t5 = a[t4]
108:111: t6 = 4 * i // strength reduction
109:112: t7 = b[t6]
110:113: if t5 >= t7 goto 124
    114: goto 115 <=== imp-to-fall through: XXX
```

```
// c[i] = a[i] * b[i]:
111:115: t8 = 4 * i // strength reduction
112:116: t9 = c + t8
113:117: t10 = 4 * i // strength reduction
114:118: t11 = a[t10]
115:119: t12 = 4 * i // strength reduction
116:120: t13 = b[t12]
117 \cdot 121 \cdot \pm 14 = \pm 11 * \pm 13
118:122: *t9 = t14
119:123: goto 106 // next exit
    // c[i] = 0:
120:124: t15 = 4 * i // strength reduction
121:125: t16 = c + t15
    126: t17 = 0 <=== def-use propagation: XXX
122:127: *t.16 = 0
    // } // End of for loop
123:128: goto 106
    // return:
124:129: return
```



Example: Vector Product: Peep-hole Optimization: Common Sub-Expression (CSE)

Module 0

Partha Pratii Das & Prala Mitra

Objectives of Outline

Scope & Overview

TAC Optimization

Memory Binding

Register Allocation &

Code Translatio
Target Code

TAC to Assemble
Code Mapping

On removal, strength reduction, and compaction:

```
100: n = 5
101: i = 0
102: if i < n goto 106
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2 // CSE
107: t5 = a[t4]
108: t6 = i << 2 // CSE
109: t7 = b[t6]
110: if t5 >= t7 goto 120
```

```
111: t8 = i << 2 // CSE

112: t9 = c + t8

113: t10 = i << 2 // CSE

114: t11 = a[t10]

115: t12 = i << 2 // CSE

116: t13 = b[t12]

117: t14 = t11 * t13

118: *t9 = t14

119: goto 104

120: t15 = i << 2 // CSE

121: t16 = c + t15

122: *t16 = 0

123: goto 104

124: return
```

Replace 4 * i with i << 2



Example: Vector Product: Common Sub-Expression (CSE): Elimination

Module 0

Partha Prati Das & Prala Mitra

Objectives &

TAC to TC
Scope & Overviev

TAC Optimization

Memory Binding

Register Allocation &

Assignment

Code Translation
Target Code
Optimization

TAC to Assembl

Substitute i << 2 by t4:

```
100: n = 5
                                                         111: t8 = t4 // CSE
101: i = 0
                                                         112: t9 = c + t8
102: if i < n goto 106
                                                         113: t10 = t4 // CSE
103: goto 124
                                                         114: t11 = a[t10]
                                                         115: t12 = t4 // CSE
104: i = i + 1
                                                         116: t13 = b[t12]
105: goto 102
106: t4 = i << 2 // CSE
                                                         117 \cdot \pm 14 = \pm 11 * \pm 13
107: t5 = a[t4]
                                                         118: *t9 = t14
108: t6 = t4 // CSE
                                                         119: goto 104
109: t7 = b[t6]
                                                         120: t15 = t4 // CSE
110: if t5 >= t7 goto 120
                                                         121: t16 = c + t15
                                                         122: *t16 = 0
                                                         123: goto 104
                                                         124: return
```

Since i changes only at 104; t4, once computed, does not change during the iteration (How do we know?)



Example: Vector Product: Copy Propagation

Module (

Partha Pratin Das & Pralay Mitra

Objectives Outline

TAC to TC
Scope & Overview
Steps

TAC Optimization

Memory Binding

Register Allocation & Assignment

Code Translation
Target Code
Optimization

TAC to Assemb

CSE generates several single variable copies. We can propate them - push them down

```
100: n = 5
                                                           111: \pm 8 = \pm 4
101 \cdot i = 0
                                                           112: t9 = c + t4 // Copy Propagation
102: if i < n goto 106
                                                           113: t10 = t4
103: goto 124
                                                           114: t11 = a[t4] // Copy Propagation
                                                           115: t12 = t4
104: i = i + 1
105: goto 102
                                                           116: t13 = b[t4] // Copy Propagation
106: t4 = i << 2
                                                           117: t14 = t11 * t13
107: t5 = a[t4]
                                                           118: *t9 = t14
108: \pm 6 = \pm 4
                                                           119: goto 104
109: t7 = b[t4] // Copy Propagation
                                                           120: t15 = t4
110: if t5 >= t7 goto 120
                                                           121: t16 = c + t4 // Copy Propagation
                                                           122 \cdot * t \cdot 16 = 0
                                                           123: goto 104
                                                           124: return
```

t6, t8, t10, t12, and t15 are all copies of t4



Example: Vector Product: Deadcode Elimination & CSE

Module 0

Partha Pration

Das & Prala

Mitra

Objectives &

TAC to TC
Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment

Code Translatio
Target Code
Optimization

TAC to Assembly

As copies are propagated, the assignments to the earlier variables become useless - called Deadcode

```
111: t8 = t4 // Deadcode
100: n = 5
101: i = 0
                                                         112: t9 = c + t4
                                                         113: t10 = t4 // Deadcode
102: if i < n goto 106
103: goto 124
                                                         114: t11 = a[t4]
104 \cdot i = i + 1
                                                         115: t12 = t4 // Deadcode
105: goto 102
                                                         116: t13 = b[t4]
106: t4 = i << 2
                                                         117: t14 = t11 * t13
107: t5 = a[t4]
                                                         118. * + 9 = + 14
108: t6 = t4 // Deadcode
                                                         119: goto 104
109: t7 = b[t4]
                                                         120: t15 = t4 // Deadcode
110: if t5 \ge t7 goto 120
                                                         121 \cdot +16 = c + +4
                                                         122: *t.16 = 0
                                                         123: goto 104
                                                         124: return
```

The deadcode does not contribute to the computation. They can be removed



Example: Vector Product: Deadcode Elimination and more CSE

Module 0

Partha Pration

Das & Prala

Mitra

Objectives of Outline

TAC to TC
Scope & Overview

TAC Optimization

Memory Binding

Register Allocation & Assignment

Code Translatio
Target Code
Optimization

TAC to Assemb

We just erase those dead quads

```
111:
                                                                              // Deadcode eliminated
100: n = 5
101: i = 0
                                                          112: t9 = c + t4
102: if i < n goto 106
                                                          113:
                                                                              // Deadcode eliminated
103: goto 124
                                                          114: t11 = a[t4]
                                                                              // CSE
104: i = i + 1
                                                          115:
                                                                              // Deadcode eliminated
                                                                              // CSE
105: goto 102
                                                          116: t13 = b[t4]
106 \cdot t4 = i << 2
                                                          117 \cdot \pm 14 = \pm 11 * \pm 13
107: t5 = a[t4]
                    // CSE
                                                          118: *t9 = t14
                    // Deadcode eliminated
108:
                                                          119: goto 104
                                                                              // Deadcode eliminated
109: t7 = b[t4]
                    // CSE
                                                          120:
110: if t5 >= t7 goto 120
                                                          121: t16 = c + t4
                                                          122: *t16 = 0
                                                          123: goto 104
                                                           124: return
```

There are two array expressions that are common and can be eliminated



Example: Vector Product: CSE, Copy Propagation & Constant Folding

Module 0

Partha Pratii Das & Prala Mitra

Objectives Outline

TAC to TC
Scope & Overview

TAC Optimization

Memory Binding

Register Allocation &

Assignment

Code Translation
Target Code
Optimization

TAC to Assembl

On CSE, we can propagate the copies

```
100: n = 5
101: i = 0
102: if i < 5 goto 106 // Const. Fold.
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4] // CSE
108:
109: t7 = b[t4] // CSE
110: if t5 >= t7 goto 120
```

We also fold the constant (n)



Example: Vector Product: More Deadcode

Module 0

Partha Pratin Das & Pralay Mitra

Objectives of Outline

TAC to TC
Scope & Overview

TAC Optimization

Memory Binding

Register Allocation &

Register Allocation & Assignment
Code Translation

Target Code Optimization

TAC to Assembly

This creates more dead quads

```
100: n = 5 // Deadcode
101: i = 0
102: if i < 5 goto 106
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108:
109: t7 = b[t4]
110: if t5 >= t7 goto 120
```

```
111:
112: t9 = c + t4
113:
114: t11 = t5 // Deadcode
115:
116: t13 = t7 // Deadcode
117: t14 = t5 * t7
118: *t9 = t14
119: goto 104
120:
121: t16 = c + t4
122: *t16 = 0
123: goto 104
124: return
```



Example: Vector Product: Deadcode Elimination

Module 0

Partha Pratii Das & Prala Mitra

Objectives of Outline

TAC to TC
Scope & Overview

TAC Optimization
Memory Binding

Register Allocation a Assignment

Target Code
Optimization

TAC to Assembly

On elimination

```
111:
112: t9 = c + t4
113:
114:
                    // Deadcode
115:
                    // Deadcode
116:
117: t14 = t5 * t7
118: *t9 = t14
119: goto 104
120:
121: t16 = c + t4
122: *t16 = 0
123: goto 104
124: return
```



Example: Vector Product: Compacted Code and Advanced Optimizations

```
Module 0
```

Partha Pratir Das & Pralay Mitra

Outline

TAC to TC Scope & Ove

TAC Optimization
Memory Binding
Register Allocation

Register Allocation Assignment Code Translation Target Code Optimization

TAC to Assembly

```
100.101.i = 0
                                              100:101: i = 0
                                                                      // t4 = 0
                                              101:102: if i < 5 goto 105:106 // t4 < 20
 101:102: if i < 5 goto 105:106
 102:103: goto 116:124
                                              102:103: goto 116:124
 103:104: i = i + 1
                                              103:104: i = i + 1
                                                                      // Where is it used?
 104:105: goto 101:102
                                              104:105: goto 101:102
 105:106: t4 = i << 2
                                              105:106: t4 = i << 2
                                                                      // t4 = t4 + 4, t4 == 4 * i
 106:107: t5 = a[t4]
                                              106:107: t5 = a[t4]
 107:109: t7 = b[t4]
                                              107:109: t7 = b[t4]
 108:110: if t5 >= t7 goto 113:120
                                              108:110: if t5 >= t7 goto 113:120
 109:112: t9 = c + t4
                                              109:112: t9 = c + t4 // CSE?
 110:117: t14 = t5 * t7
                                              110:117: t14 = t5 * t7
 111:118: *t9 = t14
                                              111:118: *t9 = t14
 112:119: goto 103:104
                                              112:119: goto 103:104
 113:121: t16 = c + t4
                                              113:121: t16 = c + t4 // CSE ?
 114:122: *t.16 = 0
                                              114:122: *t.16 = 0
 115:123: goto 103:104
                                              115:123: goto 103:104
 116:124: return
                                              116:124: return
The above marked optimizations need:
```

- Computation of Loop Invariant: Note that i and t4 change in sync always (on all paths) with t4 = 4
 * i and i is used only to compute t4 in every iteration. So we can change the loop control from i to t4 directly and eliminate i
- Code Movement: Code for c[i] is common on both true and false paths of the condition check as c + t4. It can be moved before the condition check and one of them can be eliminated.

07 19



TC Generation Steps – Memory Binding

Module (

Partha Pratii Das & Prala Mitra

Objectives Outline

TAC to TC Scope & Overview Steps

Memory Binding

Assignment
Code Translation
Target Code
Optimization

TAC to Assembl

• Generate AR from ST – memory binding for local variables

```
int Sum(int a[], int n) {
                                            Sum:
                                                     s = 0
    int i. s = 0:
                                                     i = 0
    for(i = 0: i < n: ++i) {
                                            LO:
                                                     if i < n goto L2
        int t;
                                                     goto L3
        t = a[i]:
                                            L1:
                                                     i = i + 1
        s += t:
                                                     goto LO
                                             L2:
                                                     t1 = i * 4
                                                     t 1 = a[t1]
    return s:
                                                     s = s + t \cdot 1
                                                     goto L1
                                             L3:
                                                     return s
```

Symbol Table						Activation Record				
a	int[]	param	4	0		t1	int	temp	4	-16
n	int	param	4	4		t1	int	local	4	-12
i	int	local	4	8		s	int	local	4	-8
s	int	local	4	12		i	int	local	4	-4
$t_{-}1$	int	local	4	16		a _	int[]	param	4	
t1	int	temp	4	20		n	int	param	4	+12
rs						Partha F	Pratim Das &	& Pralay Mitra		



TC Generation Steps - Memory Binding

Module (

Partha Pration

Das & Prala

Mitra

Objectives Outline

Scope & Overview
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembly

- Generate Static Allocation from ST.gbl memory binding for global variables
 - Use DATA SEGMENT
- Generate Constants from Table of Constants
 - Use CONST SEGMENT
- Create memory binding for variables register allocations
 - After a load / store the variable on the activation record and the register have identical values
 - Register allocations are often used to pass int or pointer parameters
 - Register allocations are often used to return int or pointer values



TC Generation Steps – Register Allocation & Assignment

Module (

Partha Pratin Das & Pralay Mitra

Objectives Outline

TAC to TC
Scope & Overview

Memory Binding
Register Allocation &
Assignment

Code Translation Target Code Optimization

TAC to Assembly

```
• DEF-USE / Liveness Analysis / Interval Graph
    000:
                                   // a, n
                                   // a. n, s
    001:
              s = 0
    002:
              i = 0
                                   // a, n, s, i
    003: L0: if i < n goto L2
                                   // a, n, s, i
    004:
              goto L3
                                   // a. n. s. i
    005: I.1: i = i + 1
    006:
              goto LO
                                   // a, n, s, i
    007: 1.2:
             t1 = i * 4
                                   // a, n, s, i, t1. t 1
    008:
              t 1 = a[t1]
    009:
                 s + t_1
                                   // a, n, s, i, t<sub>-1</sub>
    010:
              goto L1
                                   // a, n, s, i
    011: L3: return s
                                   // s
```

```
a ______ s ____ t ____ t 1 _____ t 1
```

0 01 02 03 04 05 06 07 08 09 10 11



TC Generation Steps - Register Allocation & Assignment

Module (

Partha Pration
Das & Prala
Mitra

Objectives Outline

Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembl

Using a linear scan algorithm one can allocate and assign registers:

- 1 Perform DFA to gather liveness information. Keep track of all variables' live intervals, the interval when a variable is live, in a list sorted in order of increasing start point (this ordering is free if the list is built when computing liveness). We consider variables and their intervals to be interchangeable in this algorithm.
- 2 Iterate through liveness start points and allocate a register from the available register pool to each live variable.



TC Generation Steps – Register Allocation & Assignment

Module (

Partha Prati Das & Prala Mitra

Objectives Outline

> AC to TC Scope & Overvie

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembl

- 3 At each step maintain a list of active intervals sorted by the end point of the live intervals. (Note that insertion sort into a balanced binary tree can be used to maintain this list at linear cost). Remove any expired intervals from the active list and free the expired interval's register to the available register pool.
- 4 In the case where the active list is size R we cannot allocate a register. In this case add the current interval to the active pool without allocating a register. Spill the interval from the active list with the furthest end point. Assign the register from the spilled interval to the current interval or, if the current interval is the one spilled, do not change register assignments.



TC Generation Steps - Code Translation

Module (

Partha Prati Das & Prala Mitra

Objectives Outline

TAC to TC

Scope & Overviev

Steps

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembl

- Generate Function Prologue few lines of code at the beginning of a function, which prepare the stack and registers for use within the function
 - Pushes the old base pointer onto the stack, such that it can be restored later.
 push ebp
 - Assigns the value of stack pointer (which is pointed to the saved base pointer and the top of the old stack frame) into base pointer such that a new stack frame will be created on top of the old stack frame.
 mov ebp, esp
 - Moves the stack pointer further by decreasing its value to make room for variables (i.e. the function's local variables).
 sub esp, 12
 - Save the registers on the stack by push push esi



TC Generation Steps - Code Translation

Module 0

Partha Pratii Das & Prala Mitra

Objectives & Outline

TAC to TC

Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation

TAC to Assembly

• Generate Function Epilogue – appears at the end of the function, and restores the stack and registers to the state they were in before the function was called

- Restore the registers from the stack by pop pop esi
- Replaces the stack pointer with the current base (or frame) pointer, so the stack pointer is restored to its value before the prologue
 mov esp, ebp
- Pops the base pointer off the stack, so it is restored to its value before the prologue pop ebp
- Returns to the calling function, by popping the previous frame's program counter off the stack and jumping to it

ret 0



TC Generation Steps – Code Translation

Module (

Partha Pratir Das & Prala Mitra

Objectives Outline

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation

TAC to Assembl

Map TAC to Assembly

- Choose optimized assembly instructions
- Algebraic Simplification & Reduction of Strength
- Use of Machine Idioms



TC Generation Steps – Target Code Optimization

Module (

Partha Prati Das & Prala Mitra

Objectives Outline

Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation
Assignment

Target Code Optimization

TAC to Assembly

- Optimize Target Code
 - Eliminating Redundant Load-Store
 - $\circ \ \, {\sf Eliminating} \, \, {\sf Unreachable} \, \, {\sf Code} \, \,$
 - Flow of Control Optimization



TC Generation Steps – Target Code Management

Module (

Partha Pratii Das & Prala Mitra

Objectives Outline

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation

Target Code
Optimization

TAC to Assembl

- Integration into an Assembly File
- Link Information Generation for multi-source build



TAC to Target Assembly Mapping

Module 0

Partha Pratir Das & Prala

Objectives Outline

TAC to TC

Steps
TAC Optimization
Memory Binding
Register Allocation

Register Allocation
Assignment
Code Translation
Target Code

TAC to Assembl

Code Mapping



Code Mapping – Unary, Binary & Copy Assignment

Module (

Partha Prati Das & Prala Mitra

Objectives Outline

TAC to TC
Scope & Overvio

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assemble

Code Mapping

TAC	x86	Remarks
a = 5	mov DWORD PTR _a\$[ebp], 5	mov r/m32,imm32: Move imm32 to r/m32.
a = b	mov eax, DWORD PTR _b\$[ebp]	mov r32,r/m32: Move r/m32 to r32.
	mov DWORD PTR _a\$[ebp], eax	mov r/m32,r32: Move r32 to r/m32.
a = -b	mov eax, DWORD PTR _b\$[ebp]	neg r/m32: Two's complement negate r/m32.
	neg eax	
	mov DWORD PTR _a\$[ebp], eax	
a = b + c	mov eax, DWORD PTR _b\$[ebp]	add r32, r/m32: Add r/m32 to r32
	add eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b - c	mov eax, DWORD PTR _b\$[ebp]	sub r32,r/m32: Subtract r/m32 from r32.
	sub eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b * c	mov eax, DWORD PTR _b\$[ebp]	imul r/m32 : EDX:EAX = EAX * r/m doubleword.
	imul eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b / c	mov eax, DWORD PTR _b\$[ebp]	cdq: EDX:EAX = sign-extend of EAX. Convert Dou-
	cdq	bleword to Quadword
	idiv DWORD PTR _c\$[ebp]	idiv r/m32: Signed divide EDX:EAX by r/m32, with
	mov DWORD PTR _a\$[ebp], eax	result stored in $EAX = Quotient$, $EDX = Remainder$.
a = b % c	mov eax, DWORD PTR _b\$[ebp]	
	cdq	
	idiv DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], edx	



Code Mapping – Unconditional & Conditional Jump

Module (

Partha Pration
Das & Prala
Mitra

Objectives Outline

TAC to TC

Scope & Overvier

Steps

TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation
Target Code

TAC to Assemble

Code Mapping

TAC	×86	Remarks
goto L1	jmp SHORT \$L1\$1017	jmp rel8: Jump short, relative, displacement
		relative to next instruction. Mapped target address for L1 is \$L1\$1017.
if a < b goto L1	mov eax, DWORD PTR _a\$[ebp] cmp eax, DWORD PTR _b\$[ebp] jge SHORT \$LN1@main jmp SHORT \$L1\$1018 \$LN1@main:	cmp r32,r/m32: Compare r/m32 with r32. Compares the first operand with the second operand and sets the status flags in the EFLAGS register according to the results. jge rel8: Jump short if greater or equal (SF=OF). Input label L1 transcoded to \$L1\$1018 and
		new temporary label \$LN1@main used.
if a == b goto L1	mov eax, DWORD PTR _a\$[ebp] cmp eax, DWORD PTR _b\$[ebp] jne SHORT \$LN1@main jmp SHORT \$L1\$1018 \$LN1@main:	jne rel8: Jump short if not equal (ZF=0).
if a goto L1	cmp DWORD PTR _a\$[ebp], 0 je SHORT \$LN1@main jmp SHORT \$L1\$1018 \$LN1@main:	je rel8: Jump short if equal (ZF=1).
ifFalse a goto L1	cmp DWORD PTR _a\$[ebp], 0 jne SHORT \$LN1@main jmp SHORT \$L1\$1018 \$LN1@main:	



Code Mapping – Function Call & Return

Module

Partha Prati Das & Prala Mitra

Objectives (Outline

TAC to TC
Scope & Overview
Steps
TAC Optimization

Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembl

Code Mapping

ir	ıt f(int	x,	int	y, in	tz)	{	int	m	=	5;	return	m;]
ir	ita,b	С,	d;										
d	= f(a)	. b	c):										

TAC	×86	Remarks		
param a	mov eax, DWORD PTR _c\$[ebp]	push r32: Push r32. Decrements the stack		
param b	push eax	pointer and then stores the source operand on		
param c	mov eax, DWORD PTR _b\$[ebp]	the top of the stack.		
d = call f, 3	push eax	call rel32: Call near, relative, displacement rel-		
	mov eax, DWORD PTR _a\$[ebp]	ative to next instruction. Saves procedure link-		
	push eax	ing information on the stack and branches to		
	call _f	the procedure (called procedure) specified with		
		the destination (target) operand.		
	add esp, 12; 0000000cH	Adjust the stack pointer back (for parameters)		
	mov DWORD PTR _c\$[ebp], eax	Return value passed through eax		
In f()	push ebp	Save base pointer & set new base pointer		
	mov ebp, esp			
return m	mov eax, DWORD PTR _m\$[ebp]	pop r/m32: Pop top of stack into m32; incre-		
	mov esp, ebp	ment stack pointer.		
	pop ebp	ret imm16: Near return to calling procedure		
	ret 0	and pop imm16 bytes from stack		



Code Mapping – Indexed Copy, Address & Pointer Assignment

Module

Partha Pration
Das & Prala
Mitra

Objectives Outline

TAC to TC Scope & Overview Steps

TAC Optimization Memory Binding Register Allocation & Assignment Code Translation Target Code Optimization

TAC to Assembl

int a, x[10], i = 0, b, p = 0;

TAC	x86	Remarks
a = x[i]	mov edx, DWORD PTR _i\$[ebp]	
	mov eax, DWORD PTR _x\$[ebp+edx*4]	
	mov DWORD PTR _a\$[ebp], eax	
x[i] = b	mov edx, DWORD PTR _i\$[ebp]	
	mov eax, DWORD PTR _b\$[ebp]	
	mov DWORD PTR _x\$[ebp+edx*4], eax	
p = &a	lea eax, DWORD PTR _a\$[ebp]	lea r32,m: Store effective address for m in
	mov DWORD PTR _p\$[ebp], eax	register r32. Computes the effective address
		of the second operand (the source operand)
		and stores it in the first operand (destination
		operand). The source operand is a memory
		address (offset part) specified with one of the
		processors addressing modes; the destination
		operand is a general-purpose register.
a = *p	mov eax, DWORD PTR _p\$[ebp]	
	mov ecx, DWORD PTR [eax]	
	mov DWORD PTR _a\$[ebp], ecx	
*p = b	mov eax, DWORD PTR _p\$[ebp]	
	mov ecx, DWORD PTR _b\$[ebp]	
	mov DWORD PTR [eax], ecx	



Code Mapping – Unary, Binary & Copy Assignment: double

Module

double a = 1, b = 7, c = 2;

TAC

Partha Pratii Das & Prala Mitra

Objectives Outline

TAC to TC
Scope & Overview
Steps
TAC Optimization

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembl

Code Mapping

v96

TAC	x80	Remarks
a = 5	fld QWORD PTRreal@40140000	fld m32fp: Push m32fp onto the FPU register stack.
	fstp QWORD PTR _a\$[ebp]	fstp m32fp: Copy ST(0) to m32fp and pop register stack.
a = b	fld QWORD PTR _b\$[ebp]	
	fstp QWORD PTR _a\$[ebp]	
a = -b	fld QWORD PTR _b\$[ebp]	fchs : Change Sign. Complements the sign bit of $ST(0)$. This
	fchs	operation changes a positive value into a negative value of
	fstp QWORD PTR _a\$[ebp]	equal magnitude or vice versa.
a = b + c	fld QWORD PTR _b\$[ebp]	fadd m32fp: Add m32fp to ST(0) and store result in ST(0).
	fadd QWORD PTR _c\$[ebp]	
	fstp QWORD PTR _a\$[ebp]	
a = b - c	fld QWORD PTR _b\$[ebp]	fsub m32fp: Subtract m32fp from ST(0) and store result in
	fsub QWORD PTR _c\$[ebp]	ST(0).
	fstp QWORD PTR _a\$[ebp]	
a = b * c	fld QWORD PTR _b\$[ebp]	fmul m32fp: Multiply ST(0) by m32fp and store result in
	fmul QWORD PTR _c\$[ebp]	ST(0).
	fstp QWORD PTR _a\$[ebp]	
a = b / c	fld QWORD PTR _b\$[ebp]	fdiv m32fp: Divide ST(0) by m32fp and store result in
	fdiv QWORD PTR _c\$[ebp]	ST(0).
	fstp QWORD PTR _a\$[ebp]	
Compilers	Partha Prat	im Das & Pralay Mitra 07.35

Domarko