

1). (a). $Z = S_3 XY + S_2 X\bar{Y} + S_1 \bar{X}Y + S_0 \bar{X}\bar{Y}$

(b). (a). For $S = 0110$, we get $Z = \bar{X}Y + X\bar{Y} = X \oplus Y$

(b). For $S = 0011$, we get $Z = \bar{X}Y + \bar{X}\bar{Y} = \bar{X}$

(c). (a). For XOR function, $S = 0110$

(b). For OR function, $S = 1110$, where

$(Z = XY + X\bar{Y} + \bar{X}Y = Y + X\bar{Y} = X + Y)$.


2). Given If-Then-Else, $ITE(v, g, h) = vg + v'h = ITE(v, g, h)$
If v is TRUE then g , else h .

And-Or-Invert, $AOI(a, b, c, d) = \overline{(a \wedge b) \vee (c \wedge d)}$

which is realizable as:

$$AOI(a, b, c, d) = ITE(ITE(ITE(a, b, 0), 1, ITE(c, d, 0)), 0, 1)$$

Implementing using 2:1 multiplexers:



3). Given an n-bit unsigned number with a leading 0,

i.e., $X = 0 X_{n-2} \dots X_1 X_0$. For 2's complement the weights are:

\therefore The numerical value is $\sum_{i=0}^{n-2} X_i 2^i$.


Since, $\sum_{i=0}^{n-1} X_i 2^i = X_{n-1} 2^{n-1} + \sum_{i=0}^{n-2} X_i 2^i$

In this case, The 2's complement of binary number X is the number itself.

4). No, Booth's multiplication algorithm does not always offer a speed advantage with respect to shift-and-add multiplication schemes. Booth's Algorithm only offers a speed advantage in situations where the available hardware does not allow add/subtract combined with shifting to take place together in the same clock cycle. In situations where such hardware is available, both shift-and-add schemes and Booth's algorithm take "n" clock cycles to perform n-bit * n-bit multiplication.

5). Note that the CASE statement does not have a default condition defined. Hence, a **level-sensitive** LATCH will be inferred by the Synthesis tool for undefined cases. When these undefined cases are given as input, then the output will remain unchanged (i.e., previous output). The Logic diagram is:


INPUTS		OUTPUTS	
curr_state		flag	
S_1	S_0	y_1	y_0
0	0	1	0
0	1	1	0
1	0	NO CHANGE (Previous)	
1	1	0	0



Level-sensitive

Transparent Latch:
When EN is active, $Q = D$
otherwise $Q = \text{previous } Q$

6). The implementation using XOR and NAND gates is:



The critical path (worst-case) delay of an n-bit RCA using above implementation is: $= n \times 2t_{\text{NAND}} + t_{\text{XOR}}$

7). a). $C_{i+1} = g_i + C_i P_i$

since, $C_{i+1} = x_i y_i + C_i (x_i \oplus y_i)$

b). $\bar{C}_{i+1} = K_i + \bar{C}_i P_i$

P_i, K_i	00	01	11	10
\bar{C}_i		1	X	
C_i		1	X	1

for \bar{C}_{i+1}


c). $C_1 = g_0 + C_0 P_0$

$C_2 = g_1 + C_1 P_1 = g_1 + (g_0 + C_0 P_0) P_1 = g_1 + P_1 g_0 + P_1 P_0 C_0$

$C_3 = g_2 + C_2 P_2 = g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0$

$\therefore C_{i+1} = g_i + \sum_{k=0}^{i-1} g_k \left(\prod_{j=i}^{k+1} P_j \right) + \left(\prod_{l=0}^i P_l \right) C_0$

d). The AND-OR realization of $C_{i+1} = x_i y_i + y_i C_i + C_i x_i$



a) One OR gate with 3 inputs

b). 3 AND gates in total.

e). The worst-case delay for 4-bit CLA is,

$= \underbrace{t_{\text{AND},n} + t_{\text{OR},n}}_{\text{1st level for } P_i, g_i} + \underbrace{t_{\text{AND},n}}_{\text{2nd level}} + \underbrace{t_{\text{OR},n}}_{\text{3rd level}} + \underbrace{t_{\text{AND},n} + t_{\text{OR},n}}_{\text{XOR for sum calculation}} = \begin{cases} 2t_{\text{AND},n} + 3t_{\text{OR},n} \\ 3t_{\text{AND},n} + 2t_{\text{OR},n} \end{cases}$