CS 31007 Autumn 2021 COMPUTER ORGANIZATION AND ARCHITECTURE

Instructors

Rajat Subhra Chakraborty (RSC)

Bhargab B. Bhattacharya (BBB)

Lecture # 7

CPU Performance Equation, Amdahl's Law, Die Yield 19 August 2021

Indian Institute of Technology Kharagpur Computer Science and Engineering


What determines the execution time of a machine/assembly-level program P when it is run on a machine M?

- *P* consists of a number of machine-level instructions (IC: *instruction count*);
- Each machine instruction requires several clock cycles to complete (CPI: average number of *clock cycles per instruction*);
- Each clock cycle has certain time period (CCT: clock cycle time)


```
Thus, CPU-time = IC × CPI × CCT (CPU Performance Equation);
Performance \propto 1/CPU-time
```

CPU Clocking

- CPUs are driven by constant-rate system clocks:
 - 100 MHz clock frequency (f) means the system clock ticks 100 million times every second:




What determines the clock frequency for a processor?



Time period of pulsating heart (contraction and relaxation) should be *just* large enough so that blood reaches to the farthest extremities in one pumping cycle


Clock Timing

CCT \geq signal delay along the longest sensitizable logic path (critical path) among those from PI/outputs(FFs) \rightarrow PO/inputs(FFs)




Clock period should be large enough to accommodate delays along critical paths in the circuit (longest ones); but should not be too large – system slows down unnecessarily

Critical delay in logic circuit => CCT




Power Issues and CCT



In CMOS IC technology


Power = Capacitive load × Voltage² × Frequency







CPU-time = IC * CPI * CCT



CPU Time

CPU Time = CPU Clock Cycles × Clock Cycle Time

= CPU Clock Cycles

Clock Rate

- Performance improved by
 - Reducing number of clock cycles
 - Increasing clock rate (a.k.a. frequency)
 - Hardware designer must often trade off clock rate against cycle count



CPU Time Example

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - Aim for 6s CPU time
 - Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

$$\begin{aligned} \text{Clock Rate}_{\text{B}} &= \frac{\text{Clock Cycles}_{\text{B}}}{\text{CPU Time}_{\text{B}}} = \frac{1.2 \times \text{Clock Cycles}_{\text{A}}}{6\text{s}} \\ \text{Clock Cycles}_{\text{A}} &= \text{CPU Time}_{\text{A}} \times \text{Clock Rate}_{\text{A}} \\ &= 10\text{s} \times 2\text{GHz} = 20 \times 10^9 \\ \text{Clock Rate}_{\text{B}} &= \frac{1.2 \times 20 \times 10^9}{6\text{s}} = \frac{24 \times 10^9}{6\text{s}} = 4\text{GHz} \end{aligned}$$

Instruction Count and CPI

Clock Cycles = Instruction Count × Cycles per Instruction

CPU Time = Instruction Count × CPI × Clock Cycle Time

$$= \frac{Instruction Count \times CPI}{Clock Rate}$$

- Instruction Count for a program
 - Determined by program, ISA and compiler
- Average cycles per instruction
 - Determined by CPU hardware
 - If different instructions have different CPI
 - Average CPI affected by instruction mix



CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\begin{aligned} \text{CPU Time}_{A} &= \text{Instructio n Count} \times \text{CPI}_{A} \times \text{Cycle Time}_{A} \\ &= \text{I} \times 2.0 \times 250 \text{ps} = \text{I} \times 500 \text{ps} & \text{A is faster....} \end{aligned}$$

$$\begin{aligned} \text{CPU Time}_{B} &= \text{Instructio n Count} \times \text{CPI}_{B} \times \text{Cycle Time}_{B} \\ &= \text{I} \times 1.2 \times 500 \text{ps} = \text{I} \times 600 \text{ps} \end{aligned}$$

$$\begin{aligned} &= \text{CPU Time}_{B} \\ &= \text{CPU Time}_{A} \end{aligned} = \frac{\text{I} \times 600 \text{ps}}{\text{I} \times 500 \text{ps}} = 1.2 \end{aligned}$$
by this much

CPI in More Detail

 If different instruction classes take different numbers of cycles

$$Clock \ Cycles = \sum_{i=1}^{n} (CPI_{i} \times Instruction \ Count_{i})$$

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{Instruction \ Count} = \sum_{i=1}^{n} \left(CPI_i \times \frac{Instruction \ Count_i}{Instruction \ Count} \right)$$

Relative frequency

CPI Example: Who is better?


 Two compiled codes for the same problem, using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC for Programmer 1	2	1	2
IC for Programmer 2	4	1	1

- Sequence 1: IC = 5
 - Clock Cycles= 2×1 + 1×2 + 2×3= 10
 - Avg. CPI = 10/5 = 2.0

- Sequence 2: IC = 6
 - Clock Cycles= 4×1 + 1×2 + 1×3= 9
 - Avg. CPI = 9/6 = 1.5

CPU-time = IC * CPI * CCT Performance & L CPU-time



CPU. time = IC & CPI * CCT

Reducing pipelining Improving Memory
Merarchy

CPU-time = IC * CPI * CCT

Reducing CCT Logic synthesis Retining Trapating technology (moving FFs Architecture to reduce sinsleggle malt gule pipelining

Performance Summary

The BIG Picture: CPU Performance Equation

$$CPU$$
-time = $IC \times CPI \times CCT$

- Performance depends on
 - Algorithm: affects IC, possibly CPI
 - Programming language: affects IC, CPI
 - Compiler: affects IC, CPI
 - Instruction set architecture: affects IC, CPI, CCT
 - CPI is also affected by memory hierarchy, pipelining; CCT is affected by logic design, technology

Reducing Power

- Suppose a new CPU has
 - 85% of capacitive load of old CPU
 - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
 - We can't reduce voltage further
 - We can't remove more heat
- How else can we improve performance?




How to improve the performance of a machine by "Enhancement" of one or more components?

☐ Amdahl's Law

How to improve the performance of a computing system by adding more processors (cores)?

☐ Gustavson-Barsis Law


Example: Improving performance in steps



Question: What is the overall speed-up of M_{new} w.r.t. M_{old} ?


Gradual enhancement of resources for speed-up

Let C be a component (e.g., adder) of an old machine, which is improved to C' in a new machine



Gradual enhancement of resources for speed-up


Question: What is the overall Speed-up? The general result concerning the overall speed-up, when a component of the old machine is enhanced is captured in "Amdahl's Law"



Gene Amdahl (1922-2015)

Amdahl's Law

Speed-up due to enhancement E:



Suppose that enhancement E accelerates a fraction F of the task by a factor S, and the remainder of the task is unaffected

Amdahl's Law

- Law of diminishing return: unaffected fraction will determine the limiting case!
- Improvement of larger fraction will yield higher overall speed-up

 Make the common case faster

Example: Amdahl's Law

- Floating-point (FP) instructions are improved to run
 2X in a new machine
- 10% of actual instructions are FP

Example: Amdahl's Law

- Floating-point (FP) instructions are improved to run
 2× in a new machine
- 10% of actual instructions are FP

$$CPU-time_{new} = CPU-time_{old} \times (0.9 + 0.1/2) = 0.95 \times CPU-time_{old}$$

$$Speed-up_{overall} = \frac{1}{0.95} = 1.053$$

• For FP Speed-up 100X, Speed-up_{overall} = 1.109

Pitfall: Amdahl's Law

 Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{improved} = \frac{T_{affected}}{improvement factor} + T_{unaffected}$$

- Example: multiply accounts for 80s/100s
 - How much improvement in multiply performance to get 5× overall?

$$20 = \frac{80}{n} + 20$$
 Can't be done!

Corollary: Make the common case fast


Multiprocessors


- Multicore microprocessors
 - More than one processor per chip
 - Clock frequency limited
- Requires explicitly parallel programming
 - Compare with instruction level parallelism
 - Hardware executes multiple instructions at once
 - Hidden from the programmer
 - Hard to do
 - Programming for performance
 - Load balancing
 - Optimizing communication and synchronization



Parallelism: Adding multiple processors

Pessimistic view





Statement 1 & 2 cannot be executed in parallel (serial);
1 and 3 can be executed in parallel; 2 & 4 can be done in parallel

What kind of *speed-up* is expected?

s: time needed by a single processor on serial parts of P; p: time needed by a single processor on the parts of P that can be parallelized; s + p = 1

By **Amdahl's Law**, the speed-up in the multi-core processor = 1/(s + p/N) If s = 10%, the maximum speed-up is 10X

Parallelism: Adding multiple processors Amdahl's Law *versus* Gustavson-Barsis Law

By Amdahl's Law, the speed-up in the multi-core processor = 1/(s + p/N), i.e., it is limited by s, increasing N does not help.

In Amdahl's Law, the *size of the job* is assumed to be *constant*; however, multi-cores can solve a large job in the same time. This leads to Gustavson-Barsis Law:


Let s and p represent serial and parallel time on N-core system; The single core processor would take $s + (p \times N)$ time to perform the same job P.

Hence, Speed-up =
$$(s + (p \times N))/(s + p) = (s + (p \times N))$$

Thus, by Gustavson-Barsis Law, speed-up grows with N

Optimistic view

Metrics of Performance



ISA: RISC versus CISC

- RISC (Reduced Instruction Set Computing)
 - Keep the instruction set small and simple
 - Fixed instruction lengths, easy encoding
 - Load-store instruction sets; register-indirect addressing with offset; ALU operations involve only registers
 /w \$t1 40(\$t2); add \$t0,\$s1,\$s2
 - Limited addressing modes
 - Limited operations
 - IC high, CPI low

Advantage: enables hardware simple and fast; decoding simple; pipelining easy, die-area small

Performance is optimized focused on software

RISC Example: MIPS, Sun SPARC, HP PA-RISC, IBM PowerPC, Alpha, RISC-V, ARM

- CISC Complex Instruction Set Computer
 - complex instructions, encoding non-uniform
 - different lengths
 - can handle multiple operands
 - complex functionalities
 - IC low, CPI high

pipelining becomes harder; hardware cost increases; compiler design becomes more involved;

Examples of CISC processors are Intel CPUs, System/360, VAX, AMD

Eight Great Ideas

- Design for *Moore's Law*
- Use abstraction to simplify design
- Make the **common case fast**
- Performance via parallelism
- Performance via pipelining
- Performance via branch prediction
- *Hierarchy* of memories
- **Dependability** via redundancy















Estimation of Die Yield

Intel Core i7 Wafer




- 300mm wafer, 280 dies, 32nm technology, 4-8 cores per die
- Each die is 20.7 x 10.5 mm

Intel Xeon E5-2600 v4 chips with 22 processors, 14nm process technology (2016)



Defects in IC's and Yield



defects on chips make them unusable;

peripheral chips are incompletely fabricated, and hence unusable (square-peg in round-hole problem);

yield: fraction of good chips produced;

chip-cost depends on yield;

Integrated Circuit Cost

```
Cost \ per \ die = \frac{Cost \ per \ wafer}{Dies \ per \ wafer \times Yield}
```

chip-cost ~ (die-area)⁴


Dies per wafer ≈ Wafer area/Die area

 $[1 + {(Defects per unit area of chip \times chip area)/\alpha}]^{\alpha}$

This is an empirical estimation of yield; α is a parameter that roughly captures the complexity of the manufacturing process

- Nonlinear relation to area and defect rate
 - Wafer cost and area are fixed
 - Defect rate determined by manufacturing process
 - Die area determined by architecture and circuit design

Dies per wafer: More accurate estimation.



Hence, # Dies per wafer = $\frac{\pi * (d/2)^2}{die \cdot area} - \frac{\pi \cdot d}{\sqrt{2} * die area}$

Example: Estimate the number of usable dies
that can be obtained from a 20-cm
diameter water, where each die
is a square with 1.5 cm on each side.

Answer: #Dies = $\frac{11 \times 10^{12}}{2.25} - \frac{11 \times 20}{\sqrt{2 \times 2.25}} \approx 110$ (assuming zerodefect)

Estimating good chips per wafer > chip cost # good chips per water: = # Dies per wafer * wafr-yield * B where, (1 + (defect density * die area) X X \sigma 2, 3 for semiconductor processes.

Example: Die yield

Find the die-yield for a chip that is of square shape with 1 cm on each side. Defect density is 0.8/cm² and assume $\alpha = 3$.

Solution Die-yield = $\left(1 + \frac{0.8 \times 1}{3}\right)^{-3} = 0.49$ $\Rightarrow 49\% \quad \text{(i.e., 51% chips are wasted)}$

Cost per chip & (die areg) Reduction of die area optimize Archifect's JSA decision LOSic Synthesis (simple & regular instructions need ON functionlity low-cost logic

Concluding Remarks

- Cost/performance is improving
 - Due to underlying technology development
- Hierarchical layers of abstraction
 - In both hardware and software
- Instruction set architecture
 - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
 - Use enhancement and parallelism to improve performance



Next Class



❖ Introducing MIPS Assembly Language

CS 31007 Autumn 2021 COMPUTER ORGANIZATION AND ARCHITECTURE

Announcement for Test-01

Monday, 06 September 2021, 12 noon – 2 pm

Exam will be conducted via CSE Moodle

Coverage: Processor Design Basics, von Neumann Architecture,
ISA, RISC/CISC, CPU-Performance, Die Yield,
MIPS Assembly Language Programming
(Material covered till 02 September 2021)

Indian Institute of Technology Kharagpur Computer Science and Engineering