

**SUNY at Albany**

Department of Electrical and Computer Engineering

November 2025

**ECE 231: Digital Systems**

---

## **RTL Digital Design Project: Flappy Bird Processor**

---

**High-Level State Machine Implementation**

**Author(s):**

Saugat Shah

Gwanghoon Lee

**Instructor:**

Professor Dave Ardrey



**UNIVERSITY  
AT ALBANY**

STATE UNIVERSITY OF NEW YORK

## **Contents**

<b>1 Project Summary</b>	<b>3</b>
<b>Part 1: Project Summary</b>	<b>3</b>
1.1 Project Overview . . . . .	3
1.2 Design Approach . . . . .	3
1.3 Implementation Results . . . . .	3
<b>2 Functional Description</b>	<b>5</b>
<b>Part 2: Functional Description</b>	<b>5</b>
2.1 System Overview . . . . .	5
2.2 Input/Output Specification . . . . .	5
2.3 Input/Output Relationship . . . . .	5
2.4 High-Level State Machine . . . . .	6
<b>3 Circuit Design</b>	<b>7</b>
<b>Part 3: Circuit Design</b>	<b>7</b>
3.1 Datapath Design . . . . .	7
3.1.1 Design Process . . . . .	7
3.1.2 Implementation Details . . . . .	7
3.2 Controller Design . . . . .	8
3.2.1 HLSM to FSM Translation . . . . .	8
3.2.2 FSM Implementation . . . . .	9
3.3 Processor Integration . . . . .	9
3.3.1 Custom Processor Architecture Implementation . . . . .	9
3.3.2 Bottom-Up Implementation Strategy . . . . .	9
<b>4 Simulation Results</b>	<b>12</b>
<b>Part 4: Simulation Results</b>	<b>12</b>
4.1 Datapath Simulation . . . . .	12
4.2 Controller Simulation . . . . .	13
4.3 Processor Simulation . . . . .	14
<b>5 Conclusion</b>	<b>15</b>
<b>Part 5: Conclusion</b>	<b>15</b>
5.1 Project Summary . . . . .	15
5.2 Design Approach . . . . .	15

5.3	Results and Implementation . . . . .	15
5.4	Future Improvements . . . . .	15
<b>6</b>	<b>Appendix: VHDL Code</b>	<b>16</b>
	<b>Appendix: VHDL Code</b>	<b>16</b>
6.1	VHDL Code by Task . . . . .	16
6.2	Datapath VHDL Code (Task 2) . . . . .	16
6.3	Controller VHDL Code (Task 3) . . . . .	18
6.4	Processor VHDL Code (Task 4) . . . . .	21
<b>7</b>	<b>Appendix: AI Usage Documentation</b>	<b>23</b>
	<b>Appendix: AI Usage Documentation</b>	<b>23</b>

# **1 Project Summary**

This section details the hardware design and simulation of a Flappy Bird game on a custom processor. The system architecture utilizes a dedicated controller, implemented as a moore-finite-state machine (FSM), paired with a structured datapath to execute the core game logic. The complete design was captured in VHDL and its functional correctness was validated through simulation using the Vivado toolkit.

## **1.1 Project Overview**

In this project, the objective was to design a custom processor to emulate a functional Flappy Bird-like game. Specifically, the focus was on implementing the following capabilities:

- Make a character have a positive upward velocity (jump) when a button (B) is pushed
- Implementing basic free fall (acceleration downward)
- Having character die when they hit the ground

## **1.2 Design Approach**

The implementation followed a structured digital design process:

- High-Level State Machine (HLSM) specification
- Datapath design with appropriate registers and logical units
- Translation of the HLSM into a Moore Machine design
- Implementation of the Moore Machine using a custom controller architecture
- Integration of datapath and controller into complete processor using control lines
- VHDL implementation and simulation verification for the custom processor

## **1.3 Implementation Results**

The final design successfully implemented all required functionalities including jump initiation on button press, accelerating downward motion, and game-over detection when the character hits the ground level. The processor utilized the following components for implementation:

Component	Purpose/Function
<b>6-bit Components</b>	
6-bit Equality Comparator	Compares 6-bit values
YVel Register	Stores vertical velocity
YPos Register	Stores vertical position
6-bit Ripple Carry Adder	6-bit addition
6-bit Ripple Carry Subtractor	6-bit subtraction
Position Multiplexer (pos_mux)	Position data selection
Velocity Multiplexer (vel_mux)	Velocity data selection
<b>Single-bit Components</b>	
3-input AND Gate	3-input AND operation
2-input AND Gate	2-input AND operation
3-input OR Gate	3-input OR operation
2-input OR Gate	2-input OR operation
NOT Gate	Logical inversion

Table 1: Processor Components by Bit

## **2 Functional Description**

This section details the functional requirements and behavioral specifications of the Flappy Bird custom processor, including input/output definitions and the high-level state machine description.

### **2.1 System Overview**

The purpose of this custom processor is to serve as a dedicated hardware core that executes the fundamental logic of a Flappy Bird-style game. It continuously calculates the game character's flight velocity and Y-position, detects collisions with the ground, and manages game state transitions. This is all implemented through digital logic using a datapath-controller architecture based on the HLSM shown in Figure 1.

### **2.2 Input/Output Specification**

#### **Inputs:**

- `clk` - System clock signal [1-Bit]
- `B` - Jump button input [1-Bit]
- `ground_level` - input specifying current ground height [6-Bit]

#### **Outputs:**

- `J` - Output indicating jump state [1-Bit]
- `F` - Output indicating free fall state [1-Bit]
- `D` - Output indicating dead/game over state [1-Bit]
- `YPos` - Output showing character's current vertical position [6-Bit]

#### **Local Storage:**

- `YPosReg` - Register storing current Y position [6-Bit]
- `YVelReg` - Register storing current Y velocity [6-Bit]

### **2.3 Input/Output Relationship**

The processor maintains the following input-output relationships:

- `B` (button press) directly controls jump initiation when in Die or Fall states
- `ground_level` determines collision detection threshold for Die state transition
- `YPos` output reflects real-time vertical position calculated from velocity integration
- State outputs (`J`, `F`, `D`) are mutually exclusive and indicate the current operational mode

The controller ensures that outputs maintain correct timing relationships with inputs, with all state transitions synchronized to the clock edge.

## 2.4 High-Level State Machine




Figure 1: High-Level State Machine Diagram for Flappy Bird Processor

The HLSM consists of **3 main states**:

### 1. Jump State

- Character Y-Position increases upward by 3 units
- Triggered by button press (B)
- Y-Velocity register updated to '3'
- J output signal = 1

### 2. Fall State

- Character accelerates downward with velocity -1 for each cycle
- Y-Position and Y-Velocity registers update continuously
- Y-Position is calculated by adding the Y-Velocity and characters Y-Position
- F output signal = 1

### 3. Die State

- Game over when character hits ground
- User can press B to restart
- Character's Y-Position is reset to '10'
- D output signal = 1

## **3 Circuit Design**

This section documents the complete circuit design process, including datapath implementation, controller development, and final processor integration.

**Note:** All components may be referenced to Table 1.

### **3.1 Datapath Design**

#### **3.1.1 Design Process**

The datapath was systematically designed by analyzing the HLSM operations:

- *Operation Identification*: Extracted all mathematical operations (addition, subtraction, comparison)
- *Register Requirements*: Identified needed storage (YPos and YVel Registers)
- *Data Flow Mapping*: Created connections between arithmetic units and registers
- *Conditional Logic*: Implemented multiplexers for HLSM conditional operations
- *Control Signal Integration*: Added control line interfaces for controller communication

#### **3.1.2 Implementation Details**

The datapath implements all multi-bit processes outlined in the HLSM (Figure 1) including:

- 6-bit registers for Y-Position and Y-Velocity storage
- Adder to calculate new Y-Position (YPos + YVel)
- Subtractor using 2's complement addition for Y-Velocity updates
- Equality comparator for ground collision detection
- Multiplexers for conditional operations (position reset and velocity jump)




Figure 2: Datapath Schematic Diagram

The datapath uses control lines (purple) to compute and influence processor decisions.

## 3.2 Controller Design

### 3.2.1 HLSM to FSM Translation

The controller was derived from the HLSM through systematic conversion:

- *State Mapping:* Each HLSM state (Jump, Fall, Die) became an FSM state
- *Condition Translation:* HLSM conditions (B, below gnd) became FSM transition conditions
- *Output Mapping:* HLSM operations translated to control output signals for datapath

### 3.2.2 FSM Implementation

The controller implements the finite state machine derived from the HLSM, generating appropriate control signals for the datapath. The purple control lines in Figure 2 correspond directly to operations specified in the HLSM:

- `sel_PosReset` controls HLSM operation " $YPos \leftarrow 10$ "
- `sel_VelJump` controls HLSM operation " $YVel \leftarrow 3$ "
- `ld_YPos` and `ld_YVel` enable register updates per HLSM timing

$I: B_1 \text{ below\_grid}$   
 $O: J, F, D, ld\_YPos, ld\_YVel, sel\_PosReset, sel\_VelJump$




Figure 3: Finite State Machine Controller Diagram

### 3.3 Processor Integration

#### 3.3.1 Custom Processor Architecture Implementation

The complete processor follows the custom processor architecture pattern:

- **Datapath Component:** Contains all data processing and storage elements
- **Controller Component:** Implements control logic and state management
- **Control Lines:** Communication interface between controller and datapath

#### 3.3.2 Bottom-Up Implementation Strategy

The processor was implemented using a bottom-up approach:



#### Implementation Steps:

1. Datapath module implemented with all arithmetic and storage components
2. Next State Logic designed using minimized Boolean expressions from state table
3. Output Logic implemented to generate correct state indicators ( $J$ ,  $F$ ,  $D$ )

4. Controller assembled by integrating next state and output logic modules
5. Complete processor created by connecting datapath and controller




Figure 4: Complete Controller Template

The following encoding for the structure is described below:

State	S <sub>1</sub>	S <sub>0</sub>
Die	0	0
Jump	0	1
(XXXX)	1	0
Fall	1	1

Table 2: State Encoding for FSM Controller

The controller was then implemented in VHDL using the minimal boolean expressions as seen in Figures 5 and 6:




Figure 5: Next State Logic Schematic




Figure 6: Output Logic Schematic




Figure 7: Complete Processor Schematic With Abstracted Controller

## 4 Simulation Results

This section presents simulation results for the datapath, controller, and the complete processor and explains validation for each section.

### 4.1 Datapath Simulation




Figure 8: Datapath Testbench Simulation Results

#### Key Observations:

- Position reset to 10 occurs when `sel_PosReset` is HIGH ( $\sim 0$  ns)
- Velocity jump to 3 occurs when `sel_VelJump` is HIGH ( $\sim 50$  ns)
- The registers are NOT updated when `ld_YPos` or `ld_YVel` is LOW ( $\sim 270$  ns)
- `below_gnd` detection is HIGH when the character's `YPos` < `ground_level_in` ( $\sim 510$  ns)

*This successfully verifies that the datapath works in accordance to the HLSM*

## 4.2 Controller Simulation




Figure 9: Controller Testbench Simulation Results

### Key Observations:

- System enters state J when B is pressed ( $\sim 20$  ns)
- System enters state F when B is not pressed ( $\sim 120$  ns)
- System enters state D when the system obtains signal `below_gnd` ( $\sim 190$  ns)
- System accurately gives output signals according to the FSM in Figure 3 `1d_YPos` or `1d_YVel` ( $\sim 190$  ns)
- System accurately gives output multiplexer according to the FSM in Figure 3 `sel_PosReset` or `sel_VelJump` ( $\sim 70$  ns)

*This successfully verifies that the controller works in accordance to the FSM*

### 4.3 Processor Simulation




Figure 10: Complete Processor Testbench Simulation Results

#### Key Observations:

- Character responds to button presses with upward jumps '+3' ( $\sim 30$  ns)
- Free fall acceleration by '-1' is properly implemented ( $\sim 50$  ns to  $\sim 170$  ns)
- Game over detection triggers when character hits ground and game does not restart until user presses B again ( $\sim 470$  ns to  $\sim 590$  ns)
- All states transition according to specification in the HLSM

*This successfully verifies that the controller and datapath work together to create a fully functioning custom processor in accordance with the HLSM*

## 5 Conclusion

This section summarizes the project outcomes and full design process.

### 5.1 Project Summary

The project involved designing a custom processor to emulate a Flappy Bird-style game using digital logic principles. The core functionality included implementing character jumps on button press, increasing downward acceleration, and position detection with the ground. The design followed a structured hardware development approach using a datapath-controller architecture, with all components implemented in VHDL and validated through simulation.

### 5.2 Design Approach

We applied a systematic digital design methodology that started with a High-Level State Machine (HLSM) specification defining the three main states: Jump, Fall, and Die. This HLSM was translated into a Moore finite state machine for the controller. The datapath was designed with multi-bit components for position/velocity calculations and control lines to communicate with the controller. The controller was then implemented using Next State and Output Logic expressions. Finally, a bottom-up implementation strategy was used, building from basic components to the complete processor, with thorough simulation testing at each stage for complete verification.

### 5.3 Results and Implementation

- Character jumps (+3 units) triggered by button presses
- Downward acceleration (-1 per clock cycle)
- Accurate ground collision detection
- Proper state transitions between Jump, Fall, and Die modes in accordance with the HLSM

All simulations confirmed valid functionality, with the datapath performing arithmetic operations accurately, the controller generating appropriate control signals, and the integrated processor executing the complete game logic according to specifications in the HLSM.

### 5.4 Future Improvements

- Create testports for pinpoint testing of various logical components
- Use don't-care states accurately to further simplify boolean expressions
- Implement more comprehensive error checking and validation procedures
- Add additional debugging features to streamline future development

## 6 Appendix: VHDL Code

### 6.1 VHDL Code by Task

- **Task 2 (Datapath):** flappy\_datapath.vhd
- **Task 3 (Controller):** flappy\_controller.vhd
- **Task 4 (Processor):** flappy\_processor.vhd

### 6.2 Datapath VHDL Code (Task 2)

Figure A1: flappy\_datapath.vhd Implementation

```

1 -- Component to implement all necessary mathematical and multi-bit
2 -- operations
3 -- for the flappy game simulator project.
4 library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
6
7 entity flappy_datapath is
8     Port (clk: in std_logic;
9             ld_YPos: in std_logic; -- Updates YPosReg when 1
10            ld_YVel: in std_logic; -- Updates YVelReg when 1
11            sel_PosReset: in std_logic; -- Select bit: 1 means reset YPos
12            to 10
13            sel_VelJump: in std_logic; -- Select bit: 1 means set YVel to 3
14            below_gnd: out std_logic; -- Character is below ground (YPos <
15            ground_level)
16            ground_level: in std_logic_vector (5 downto 0);
17            YPos: inout std_logic_vector (5 downto 0);
18            testport: out std_logic_vector (5 downto 0));
19 end flappy_datapath;
20
21 architecture structural of flappy_datapath is
22
23 -- Components we need (add below):
24 component lessthan_6bit
25     Port ( A : in STD_LOGIC_VECTOR (5 downto 0);
26             B : in STD_LOGIC_VECTOR (5 downto 0);
27             E : out STD_LOGIC);
28 end component;
29
30 component six_bit_load_register
31     Port ( ld : in STD_LOGIC;
32             clr : in STD_LOGIC;
33             clk : in STD_LOGIC;
34             D : in STD_LOGIC_VECTOR(5 downto 0); -- 6-bit data input
35             Q : out STD_LOGIC_VECTOR(5 downto 0)); -- 6-bit data output
36 end component;
37
38 component six_bit_ripple_carry_adder
39     Port ( X : in STD_LOGIC_VECTOR(5 downto 0);
40             Y : in STD_LOGIC_VECTOR(5 downto 0);
41             S : out STD_LOGIC_VECTOR(5 downto 0);
42             C_Out : out STD_LOGIC);
43 end component;
44
45 component six_bit_two_to_one_multiplexer

```

```

43      Port ( A_in : in STD_LOGIC_VECTOR(5 downto 0);
44          B_in : in STD_LOGIC_VECTOR(5 downto 0);
45          S_in : in STD_LOGIC;
46          Q_out : out STD_LOGIC_VECTOR(5 downto 0));
47  end component;
48
49 component six_bit_ripple_carry_subtractor
50     Port ( X : in STD_LOGIC_VECTOR(5 downto 0);
51             Y : in STD_LOGIC_VECTOR(5 downto 0);
52             S : out STD_LOGIC_VECTOR(5 downto 0);
53             C_Out : out STD_LOGIC);
54  end component;
55
56 -- hardcoded signals we need (add others as needed):
57 signal gnd: std_logic := '0'; -- to hardcode inputs to 0
58 signal tmp: std_logic; -- to be tied to unused outputs.
59 signal three: std_logic_vector(5 downto 0) := "000011"; -- hardcoded
60     number three
61 signal one: std_logic_vector(5 downto 0) := "000001"; -- hardcoded
62     number one
63 signal ten: std_logic_vector(5 downto 0) := "001010"; -- hardcoded
64     number 10
65
66 -- Additional signals for internal nets
67 signal YVel: std_logic_vector (5 downto 0); -- signal to use as output
68     of velocity register
69 -- Add other signals for interal nets as needed
70 signal new_YPos: std_logic_vector (5 downto 0); -- new position
71     calculation
72 signal new_YVel: std_logic_vector (5 downto 0); -- new velocity
73     calculation
74 signal mux_vel_out: std_logic_vector (5 downto 0); -- velocity mux
75     output
76 signal mux_pos_out: std_logic_vector (5 downto 0); -- position mux
77     output
78
79 begin
80
81 -- Add instances of components here
82 vel_reg: six_bit_load_register port map (ld => ld_YVel, clr => gnd, clk
83     => clk, D => mux_vel_out, Q => YVel);
84 pos_reg: six_bit_load_register port map (ld => ld_YPos, clr => gnd, clk
85     => clk, D => mux_pos_out, Q => YPos);
86 equality: lessthan_6bit port map (A => new_YPos, B => ground_level, E
87     => below_gnd);
88 adder: six_bit_ripple_carry_adder port map (X => YVel, Y => YPos, S =>
89     new_YPos, C_out => tmp);
90 subtractor: six_bit_ripple_carry_subtractor port map ( X => YVel, Y =>
91     one, S => new_YVel, C_out => tmp);
92 vel_mux: six_bit_two_to_one_multiplexer port map (A_in => new_YVel,
93     B_in => three, S_in => sel_VelJump, Q_out => mux_vel_out);
94 pos_mux: six_bit_two_to_one_multiplexer port map (A_in => new_YPos,
95     B_in => ten, S_in => sel_PosReset, Q_out => mux_pos_out);
96
97 -- The testport can be used for evaluating internal nets.
98 --     Test a bus
99 testport <= YVel; -- default . . . output velocity value.

```

```

86
87 --     Test individual bits
88 --     testport(0) <= gnd;
89
90 end structural;

```

### 6.3 Controller VHDL Code (Task 3)

Figure A2: flappy\_controller.vhd Implementation (Next State, Output Logic)

```

-- START OF NEXT STATE LOGIC CODE

-- This is a combinational logic circuit mapping all inputs and current
-- state
-- to the next state.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity flappy_nextstate_logic is
    Port ( B : in STD_LOGIC;
           below_gnd : in STD_LOGIC;
           S0 : in STD_LOGIC;
           S1 : in STD_LOGIC;
           N0 : out STD_LOGIC;
           N1 : out STD_LOGIC;
           testport : out std_logic);
end flappy_nextstate_logic;

architecture Structural of flappy_nextstate_logic is

-- Components needed:
component not_gate
    Port ( A : in STD_LOGIC;
           Q : out STD_LOGIC);
end component;

component two_input_and_gate
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Q : out STD_LOGIC);
end component;

component two_input_or_gate
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Q : out STD_LOGIC);
end component;

component three_input_and_gate
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           C : in STD_LOGIC;
           Q : out STD_LOGIC);
end component;

```

```

45 end component;
46
47 component three_input_or_gate
48   Port ( A : in STD_LOGIC;
49         B : in STD_LOGIC;
50         C : in STD_LOGIC;
51         Q : out STD_LOGIC);
52 end component;
53
54
55 -- Hard coded signals
56 signal vdd : std_logic := '1';
57 signal gnd : std_logic := '0';
58
59 -- Internal signals;
60 signal below_not_out: std_logic;
61 signal B_not_out: std_logic;
62 signal S0_not_out: std_logic;
63 signal AND1_out: std_logic;
64 signal AND2_out: std_logic;
65 signal AND3_out: std_logic;
66 signal triple_and_out: std_logic;
67
68
69
70 begin
71
72 -- Instances of components
73 below_not: not_gate port map (below_gnd, below_not_out);
74 b_not: not_gate port map (B, B_not_out);
75 S0_not: not_gate port map (S0, S0_not_out);
76 AND1: two_input_and_gate port map (below_not_out, S1, AND1_out);
77 AND2: two_input_and_gate port map (B, S0_not_out, AND2_out);
78 AND3: two_input_and_gate port map (S0_not_out, S1, AND3_out);
79 triple_and: three_input_and_gate port map (below_not_out, b_not_out, S1
80   , triple_and_out);
81 OR1: two_input_or_gate port map (triple_and_out, AND3_out, N0);
82 triple_OR: three_input_or_gate port map (AND1_out, AND2_out, AND3_out,
83   N1);
84
85 -- Single bit test port
86 testport <= gnd;
87
88 end Structural;
89
90
91 -- START OF OUTPUT LOGIC CODE
92
93 -- This is a combinational logic circuit mapping current state to
94 -- to all outputs of the controller
95
96
97 library IEEE;
98 use IEEE.STD_LOGIC_1164.ALL;
99
100 entity flappy_output_logic is
101   Port ( S0: in std_logic;
102         S1: in std_logic;
103         J : out STD_LOGIC;

```

```

101      F : out STD_LOGIC;
102      D : out STD_LOGIC;
103      ld_YPos : out STD_LOGIC;
104      ld_YVel : out STD_LOGIC;
105      sel_PosReset: out std_logic;
106      sel_VelJump: out std_logic;
107      testport : out std_logic);
108 end flappy_output_logic;
109
110
111 architecture Structural of flappy_output_logic is
112
113 -- Components needed:
114 component not_gate
115   Port ( A : in STD_LOGIC;
116         Q : out STD_LOGIC);
117 end component;
118
119 component two_input_and_gate
120   Port ( A : in STD_LOGIC;
121         B : in STD_LOGIC;
122         Q : out STD_LOGIC);
123 end component;
124
125 component two_input_or_gate
126   Port ( A : in STD_LOGIC;
127         B : in STD_LOGIC;
128         Q : out STD_LOGIC);
129 end component;
130
131
132 -- Hard coded signals
133 signal vdd : std_logic := '1';
134 signal gnd : std_logic := '0';
135
136 -- Internal signals;
137 signal S0_not_out : std_logic;
138 signal S1_not_out : std_logic;
139 signal jump_out : std_logic;
140 signal die_out : std_logic;
141
142
143 begin
144
145 -- Instances of components / output assignments
146 S0_not: not_gate port map (S0, S0_not_out);
147 S1_not: not_gate port map (S1, S1_not_out);
148 And1: two_input_and_gate port map (S0_not_out, S1, jump_out);
149 And2: two_input_and_gate port map (S0_not_out, S1_not_out, die_out);
150 And3: two_input_and_gate port map (S0, S1, F);
151 OR1: two_input_or_gate port map (S0, S1_not_out, ld_YPos);
152
153 sel_VelJump <= S0_not_out;
154 sel_PosReset <= S0_not_out;
155 J <= jump_out;
156 D <= die_out;
157 ld_YVel <= S1;
158

```

```

159
160 -- Single bit test port
161 testport <= gnd;
162
163 end Structural;

```

## 6.4 Processor VHDL Code (Task 4)

Figure A3: flappy\_processor.vhd Implementation

```

1   -- Highest level of flappy game simulator.  Connections between
2   -- controller and datapath
3
4 library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
6
7 entity flappy_processor is
8   Port ( CLK : in STD_LOGIC ;
9         B : in STD_LOGIC;
10        ground_level : in STD_LOGIC_VECTOR (5 downto 0);
11        J : out STD_LOGIC;
12        F : out STD_LOGIC;
13        D : out STD_LOGIC;
14        YPos : inout STD_LOGIC_VECTOR (5 downto 0);
15        testport : out std_logic_vector (3 downto 0));
16 end flappy_processor;
17
18
19 architecture Behavioral of flappy_processor is
20
21 component flappy_controller is
22   Port ( CLK : in STD_LOGIC;
23         B : in STD_LOGIC;
24         below_gnd : in STD_LOGIC;
25         J : out STD_LOGIC;
26         F : out STD_LOGIC;
27         D : out STD_LOGIC;
28         ld_YPos : out STD_LOGIC;
29         ld_YVel : out STD_LOGIC;
30         sel_PosReset: out std_logic;
31         sel_VelJump: out std_logic;
32         testport : out std_logic_vector (5 downto 0));
33 end component;
34
35 component flappy_datapath is
36   Port (clk: in std_logic;
37         ld_YPos: in std_logic;
38         ld_YVel: in std_logic;
39         sel_PosReset: in std_logic;
40         sel_VelJump: in std_logic;
41         below_gnd: out std_logic;
42         ground_level: in std_logic_vector (5 downto 0);
43         YPos: inout std_logic_vector (5 downto 0);
44         testport: out std_logic_vector (5 downto 0));
45 end component;

```

```
45 -- IO signals
46 signal ld_YPos_net, ld_YVel_net, sel_PosReset_net, sel_VelJump_net,
47     below_gnd_net : std_logic;
48 signal control_test, data_test : std_logic_vector (5 downto 0);
49 begin
50
51 controller: flappy_controller port map (CLK, B, below_gnd_net, J, F, D,
52                                         ld_YPos_net, ld_YVel_net,
53                                         sel_PosReset_net,
54                                         sel_VelJump_net, control_test);
53 datapath: flappy_datapath port map (CLK, ld_YPos_net, ld_YVel_net,
54                                         sel_PosReset_net, sel_VelJump_net, below_gnd_net,
55                                         ground_level, YPos, data_test);
55
56 -- Debug port (can be modified by students)
57 testport(0) <= ld_YPos_net;
58 testport(1) <= ld_YVel_net;
59 testport(2) <= sel_PosReset_net;
60 testport(3) <= sel_VelJump_net;
61
62 end Behavioral;
```

## **7 Appendix: AI Usage Documentation**

This appendix documents any generative AI tools used in accordance with course policies.

**AI Usage Statement:** No generative AI tools were used in the design, implementation, or documentation of this project. All work was completed independently in accordance with course policies.