

Tileboard update

S. Kim¹

¹Department of Physics
Florida State University

Tileboard update, 112020

- Introduction to loopback design and problem for QSH loopback design discussed on 110420
- The issue of pin assignment for QSH detailed at the end of 110420 (P-N polarity issue)
- FPGA pins assigned without considering P/N polarity, given it's differential signal
- No success, realizing a potential issue in creation of HDL wrapper from BD.
- Decided not to touch BD and HDL wrapper, but change **only XDC (Pin assignment) constraint file**
- 4 to 5 pins out of 9 pins showing success (no error rate)

- A set of small navigation icons typically found in Beamer presentations, including symbols for back, forward, search, and other slide controls.

- 1 **Problem in BD edition and HDL wrapper**
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 result and interpretation

- Post-synthesis and Pre-Implementation step : I/O bank window preventing P-connected I/O port getting assigned to Negative differential leg and vice versa.
- Just assign P to P leg, and N to N leg given it's a differential signal. For instance,
 - QSH) F2 (HGCROC1_TRIG_IN_P2) - A8
(HGCROC1_TRIG_IN_N3)
becomes
 - QSH) F2 (HGCROC1_TRIG_IN_P2) - A9
(HGCROC1_TRIG_IN_N3)
- Terminal output in next slide
- Result: still giving very erroneous number

- Screenshot of terminal output

```
MGAL_dev@localhost:~$ python ber_scan.py
0,1337573721,1201714007
0,192429099,2426057909
0,122247,2619165561
0,2197000031,422267777
0,2520057531,90230277
0,1037659592,1501628216
0,2619287745,63
0,7619287800,0
0,1901073711,710214097
0,1185319967,1377778657
0,169454004,1393643820
0,132632,2562065792
0,2149461319,419637305
0,2469631550,93467074
0,1063420007,1499669557
0,2563008618,0
0,2563008624,0
0,1904406973,570601651
0,1059247040,1503709000
0,174473420,1308502702
0,141157,2562914971
0,2158670025,404106103
0,2467040003,26015225
0,1132385473,1430670655
0,2563056119,9
0,2563056125,3
```

- We see no improvement.

- To track down the source of the error, a simple QTH exercise done
- QTH BD's I/O for for bytgenerator 0 got reversed, and HDL created, and bitstream generated

Table	Output	Input
Name	HGCROC1-TRIG- IN-P(N)2	HGCROC1-TRIG- OUT-P(N)3
Name	HGCROC1-TRIG- OUT-P(N)3	HGCROC1-TRIG- IN-P(N)2

Table: QTH BD's reversed I/O table

- I get no error as expected, suggests simple BD edit works
- But QTH to QSH involves, I/O reversal, Polarity reversal, byte-generator (0-8) position mixing and so on...

- Current Workflow
 - To create new code, I/O ports are connected/dis-connected in BD
 - The BD is translated into Verilog code via HDL-wrapper
 - Verilog code gets synthesized (compiled)
 - Process above, especially HDL wrapper are executed in very deep-end level, out of my FPGA skill
 - Could bring unknown bugs in total transformation from QTH BD to QSH BD
- How can we get around the issue..?
- **Just leave the BD, and Verilog code**
- **And edit the XDC file's pin assignment to correspond QTH I/O port in FPGA to QSH I/O port in FPGA**

- 1 Problem in BD edition and HDL wrapper
- 2 **Strategy of only editing XDC file**
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 result and interpretation

- BD and Verilog code stays same as QTH
- Everything upto **Synthesis** is identical
- Just adjust XDC pinout file
- If you have

	Output [pin]	Input [pin]
QTH	fast-clk-p(n) [D7,D6]	HGCROC2-TRIG-OUT- P(N)3 [E5,D5]
QSH	fast-clk-p(n) [D7,D6]	fast-sig-p(n) [C9,B9]

Table: QTH,QSH XDC info

- In QTH XDC,
PACKAGE_PIN E5 [get_ports HGCROC2_TRIG_OUT_P3]
PACKAGE_PIN D5 [get_ports HGCROC2_TRIG_OUT_N3]

- If you have

	Output [pin]	Input [pin]
QTH	fast-clk-p(n) [D7,D6]	HGCROC2-TRIG-OUT- P(N)3 [E5,D5]
QSH	fast-clk-p(n) [D7,D6]	fast-sig-p(n) [C9,B9]

Table: QTH,QSH XDC info

- In QSH XDC,
PACKAGE_PIN **C9** [get_ports **HGCROC2_TRIG_OUT_P3**]
PACKAGE_PIN **D5** [get_ports **HGCROC2_TRIG_OUT_N3**]
- In this way, BD can stay same but make the bitstream for QSH instead of QTH.

- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 **QTH variation and terminal output understanding**
- 4 QSH XDC assignment
- 5 result and interpretation

- Now, we can start creating QSH's XDC file.
- Before that, I tried various experiment in QTH, to better understand the terminal output info
 - 1 **QTHInverted**
 - 2 **QTHhalfInverted**
 - 3 **QTHwrongAssign**
- Each of items above taught me some useful information.
- Place of inversion discovered in Link : [loopback-top.v](#) at L76

- After discovery of place of inversion, inverting differential signals in All bytgenerators tried

	0	1	2	3	4	5	6	7	8
Inv	Y	Y	Y	Y	Y	Y	Y	Y	Y

Table: Inversion table

```
[HGAL_dev@localhost ~]$ python ber_scan.py
0,0,2563237888
0,0,2563237888
0,0,2563237888
0,0,2563237888
0,0,2563237888
0,0,2563237888
0,8192782,2481309906
0,0,2563237888
0,0,2563237888
10,0,2563222272
10,0,2563222272
10,0,2563222272
10,0,2563222272
10,0,2563222272
10,0,2563222272
10,36705,2563185567
10,0,2563222272
10,0,2563222272
20,0,2563086200
20,0,2563086200
20,0,2563086200
20,0,2563086200
20,0,2563086200
20,0,2563086200
20,0,2563086200
20,0,2563086200
```

- When signals are inverted, the terminal reads the error rate received (0) in the second column and the data went out (2E10) in the third column

- Inverting only odd number bytgenerators tried.

	0	1	2	3	4	5	6	7	8
Inv	N	Y	N	Y	N	Y	N	Y	N

Table: Inversion table

```
[MGCAL_dev@localhost ~]$ bash do_load.sh QTHhalfInverted.bit
QTHhalfInverted.bit
[MGCAL_dev@localhost ~]$ bash real_server.sh

python interrupt
[MGCAL_dev@localhost ~]$ python ber_scan.py
0,2563143168,0
0,0,2563143168
0,2563143168,0
0,0,2563143168
0,2563143168,0
0,0,2563143168
0,2485996058,77147110
0,0,2563143168
0,2563143168,0
10,2564347392,0
10,0,2564347392
10,2564347392,0
10,0,2564347392
10,2564347392,0
10,0,2564347392
10,2564315445,31947
10,0,2564347392
```

- Each row in time slot means each bytgenerator
- Used to think each row in time slot meant error rate for sub-time interval.

- Assigning pins to pins that are not connected via loopback

	0	1	2	3	4	5	6	7	8
Loop	N	N	N	N	N	N	N	N	N

Table: Inversion table

```

Connection reset by 192.168.1.100 port 22
PS C:\Users\FSU-HEP-LED\Downloads> ssh HGCAL_dev@192.168.1.100
HGCAL_dev@192.168.1.100's password:
Last login: Thu Jan 1 00:05:59 1970 from 192.168.1.131
HGCAL_dev@localhost ~$ bash do_load.sh LoopbackFirmware.bit
[sudo] password for HGCAL_dev:
LoopbackFirmware.bit
HGCAL_dev@localhost ~$ bash real_server.sh
HGCAL_dev@localhost ~$ python ber_scan.py
0,1381737883,1236188517
0,258660826,2359265574
0,134404,2617793006
0,2180998235,436928165
0,2483303864,134622536
0,1010729560,1607196840
0,2617026265,135
0,2617706526,219874
0,2215329840,402597360
10,1237496353,1326777567
10,235602486,2328671434
10,156713,2564117207
10,2143095846,421178874
10,2430093433,134180487
10,1029261336,1534912584
10,2564273866,54
10,2564044836,229884
10,2007208116,557065804
20,1183228439,1459491597
20,314806108,2248213924
20,148438,2654444000
    
```

- Not getting "0" value for either column

- Although looking trivial, it gave principles that
 - 1 When signal is inverted, second and third columns are inverted
 - 2 Each row means bytgenerator number
 - 3 When no loop formed, both columns read non-zero value

- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 **QSH XDC assignment**
- 5 result and interpretation

- To write down QSH XDC file, start with the easiest bytegenerator

QTH/QSH Out-put	QTH Input	QSH Input
HGCROC1-TRIG-IN-P(N)2 [F2,E2]	HGCROC1-TRIG-OUT-P(N)3 [A9,A8]	HGCROC1-TRIG-OUT-N(P)3 [A8,A9]

Table: bytegenerator0

- PACKAGE_PIN [get_ports A9 HGCROC1_TRIG_OUT_P3]
- PACKAGE_PIN [get_ports A8 HGCROC1_TRIG_OUT_N3]
- Inversion from A8,A9 design, Inverting those legs - No Inversion

- bytgenerator1

QTH/QSH Out-put	QTH Input	QSH Input
HGCROC1-TRIG-IN-P(N)1 [G6,F6]	HGCROC2-TRIG-OUT-P(N)0 [A7,A6]	HGCROC1-TRIG-in-N(P)0 [E8,F8]

Table: bytgenerator1

- PACKAGE_PIN [get_ports F8 HGCROC2_TRIG_OUT_P0]
- PACKAGE_PIN [get_ports E8 HGCROC2_TRIG_OUT_N0]
- Inversion from E8,F8 design, Inverting those legs - No Inversion

- bytgenerator2

QSH Output HGCROC2-TRIG- OUT-N(P)0 [A6,A7]	QTH Output HGCROC1-TRIG- OUT-P(N)0 [F8,E8]	QTH/QSH Input HGCROC2-TRIG- out-P(N)1 [B4,A4]
---	---	---

Table: bytgenerator2

- PACKAGE_PIN [get_ports A7 HGCROC1-TRIG-OUT_P0]
- PACKAGE_PIN [get_ports A6 HGCROC1-TRIG-OUT_N0]
- Inverting Output legs - Inversion

- bytegenerator3

QTH/QSH Out-put	QTH Input	QSH Input
fc-sig-in-p(n) [C9,B9]	HGCROC2-TRIG-OUT-P(N)2 [E1,D1]	fc-clk-in-n(p) [D6,D7]

Table: bytegenerator3

- PACKAGE_PIN [get_ports D7 HGCROC2_TRIG_OUT_P2]
- PACKAGE_PIN [get_ports D6 HGCROC2_TRIG_OUT_N2]
- Inversion from D7,D6 design, Inverting those legs - No Inversion
- And the same pattern for all other bytegenerators..

- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 **result and interpretation**

We see successful connection for bytgenerator 0,3,5,6 (inverted)

```
[HGICAL_dev@localhost ~]$ python ber_scan.py
0,2618980864,0
0,2388256709,230724155
0,1024982908,1593997956
0,2618980864,0
0,1481080272,1137900592
0,2618980864,0
0,3,2618980861
0,2076700364,542280500
0,1476282404,1142698460
10,2564436736,0
10,1856745667,707691069
10,950492067,1613944669
10,2564436736,0
10,1318877668,1245559068
10,2564436736,0
10,0,2564436736
10,2041804883,522631853
10,1502149069,1062287667
20,2563008512,0
20,1417696411,1145312101
20,919710335,1643298177
20,2563008512,0
20,1186319309,1376689203
20,2563008512,0
20,0,2563008512
```

Byte0

Byte3

Byte5

Byte6(Inv)

- We see correct connection made for 4 different loops
- It makes sense to see connection for 0,5. Those connections are the easiest edit of all byte-generators (Keeping all pin assignment same as QTH, but adding 1 more sign of inversion)
- It was byte6 where the inversion was opposite
- All the other ports are not inversion issue, but data not forming a loopback

- List of causes for the error loopback
 - Code gives incorrect pin assignment for those bytgenerators
 - The Cable is truly not forming a loop for those bytgenerators (Cable inside disconnected, short-circuited, etc...)
 - QSH loopback design incorrect

- Proposal for solution
 - If the pin assignment was incorrect for either coding issue or QSH design, I can try pin assignment on different FPGA legs and see if it improves any
 - If the WB-cable loopback that we created has an issue, we can create new set of them and see if it improves any.

- No touch on BD, and V source code. Only fix XDC to change from QTH to QSH (section 1-2)
- QTH variation producing useful information about nature of terminal output (section 3)
- **Newly designed QSH loopback giving about 50% success rate (Section 4-5)**
- **Source of error could be still code issue, or indication of Hardware connection error in WB-QSH Loopback that Kurt and I made in the summer.**

Back-Up