Tileboard update

S. Kim¹

¹Department of Physics Florida State University

Tileboard update, 112020

Introduction and Summary



- Introduction to loopback design and problem for QSH loopback design discussed on 110420
- The issue of pin assignment for QSH detailed at the end of 110420 (P-N polarity issue)
- FPGA pins assigned without considering P/N polarity, given it's differential signal
- No success, realizing a potential issue in creation of HDL wrapper from BD.
- Decided not to touch BD and HDL wrapper, but change only XDC (Pin assignment) constraint file
- 4 to 5 pins out of 9 pins showing success (no error rate)

Structure of Presentation



- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 result and interpretation

Problem in BD edition and HDL wrapper



- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 result and interpretation

Problem in BD edition and HDL wrapper



- Post-synthesis and Pre-Implementation step: I/O bank window preventing P-connected I/O port getting assigned to Negative differential leg and vice versa.
- Just assign P to P leg, and N to N leg given it's a differential signal. For instance,
 - QSH) F2 (HGCROC1_TRIG_IN_P2) A8 (HGCROC1_TRIG_IN_N3)
 becomes
 - QSH) F2 (HGCROC1_TRIG_IN_P2) A9 (HGCROC1_TRIG_IN_N3)
- Terminal output in next slide
- Result: still giving very erroneous number

Problem in BD edition and HDL wrapper - 2



Screenshot of terminal output

```
18654, desplacations 1.18 prilon ber_scen.py
133957971, 124914469
133957971, 124914469
1,12247, 243186581
1,12247, 243186581
1,12247, 243186581
1,12247, 243186581
1,12247, 243186581
1,12247, 243186581
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247, 24318671
1,12247,
```

• We see no improvement.

Problem in BD edition and HDL wrapper - 3



- To track down the source of the error, a simple QTH exercise done
- QTH BD's I/O for for bytegenerator 0 got reversed, and HDL created, and bitstream generated

Table	Output	Input
Name	HGCROC1-TRIG-	HGCROC1-TRIG-
	IN-P(N)2	OUT-P(N)3
Name	HGCROC1-TRIG-	HGCROC1-TRIG-
	OUT-P(N)3	IN-P(N)2

Table: QTH BD's reversed I/O table

- I get no error as expected, suggests simple BD edit works
- But QTH to QSH involves, I/O reversal, Polarity reversal, byte-generator (0-8) position mixing and so on...



Problem in BD edition and HDL wrapper - 4



- Current Workflow
 - To create new code, I/O ports are connected/dis-connected in BD
 - The BD is translated into Verilog code via HDL-wrapper
 - Verilog code gets synthesized (compiled)
 - Process above, especially HDL wrapper are executed in very deep-end level, out of my FPGA skill
 - Could bring unknown bugs in total transformation from QTH BD to QSH BD
- How can we get around the issue..?
- Just leave the BD, and Verilog code
- And edit the XDC file's pin assignment to correspond QTH I/O port in FPGA to QSH I/O port in FPGA

Strategy of only editing XDC file



- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 result and interpretation

Strategy of only editing XDC file



- BD and Verilog code stays same as QTH
- Everything upto Synthesis is identical
- Just adjust XDC pinout file
- If you have

	Output [pin]	Input [pin]
QTH	fast-clk-p(n)	HGCROC2-TRIG-OUT-
	[D7,D6]	P(N)3 [E5,D5]
QSH	fast-clk-p(n) [D7,D6]	fast-sig-p(n) [C9,B9]
	[D7,D6]	

Table: QTH,QSH XDC info

 In QTH XDC, PACKAGE_PIN E5 [get_ports HGCROC2_TRIG_OUT_P3] PACKAGE_PIN D5 [get_ports HGCROC2_TRIG_OUT_N3]



Strategy of only editing XDC file



If you have

	Output [pin]	Input [pin]
QTH	fast-clk-p(n)	HGCROC2-TRIG-OUT-
	[D7,D6]	P(N)3 [E5,D5]
QSH	fast-clk-p(n) [D7,D6]	fast-sig-p(n) [C9,B9]

Table: QTH,QSH XDC info

- In QSH XDC,
 PACKAGE_PIN C9 [get_ports HGCROC2_TRIG_OUT_P3]
 PACKAGE_PIN D5 [get_ports HGCROC2_TRIG_OUT_N3]
- In this way, BD can stay same but make the bitstream for QSH instead of QTH.



- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 result and interpretation



- Now, we can start creating QSH's XDC file.
- Before that, I tried various experiment in QTH, to better understand the terminal output info
 - 1 QTHInverted
 - 2 QTHhalfInverted
 - 3 QTHwrongAssign
- Each of items above taught me some useful information.
- Place of inversion discovered in Link: loopback-top.v at L76



 After discovery of place of inversion, inverting differential signals in All bytegenerators tried

	0	1	2	3	4	5	6	7	8
Inv	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ

Table: Inversion table

 When signals are inverted, the terminal reads the error rate received (0) in the second column and the data went out (2E10) in the third column



Inverting only odd number bytegenerators tried.

	0	1	2	3	4	5	6	7	8
Inv	N	Υ	N	Υ	N	Υ	N	Υ	N

Table: Inversion table

- Each row in time slot means each bytegenerator
- Used to think each row in time slot meant error rate for sub-time interval.



Assigning pins to pins that are not connected via loopback

	0	1	2	3	4	5	6	7	8
Loop	N	N	N	N	N	N	N	N	N

Table: Inversion table

```
### CLIMPAT MOTHER - INCOMPRISED - NO MECAL - MORPHIZE - LINE | MO
```

Not getting "0" value for either column



- Although looking trivial, it gave principles that
 - 1 When signal is inverted, second and third columns are inverted
 - 2 Each row means bytegenerator number
 - 3 When no loop formed, both columns read non-zero value



- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 result and interpretation



 To write down QSH XDC file, start with the easiest bytegenerator

QTH/QSH Out-	QIH Input	QSH Input
put		
HGCROC1-TRIG-	HGCROC1-TRIG-	HGCROC1-TRIG-
IN-P(N)2 [F2,E2]	OUT-P(N)3	OUT-N(P)3
	[A9,A8]	[A8,A9]

- PACKAGE_PIN [get_ports A9 HGCROC1_TRIG_OUT_P3]
- PACKAGE_PIN [get_ports A8 HGCROC1_TRIG_OUT_N3]
- Inversion from A8,A9 design, Inverting those legs No Inversion





bytegenerator1

QTH/QSH Out-	QTH Input	QSH Input
put		
HGCROC1-TRIG-	HGCROC2-TRIG-	HGCROC1-TRIG-
IN-P(N)1 [G6,F6]	OUT-P(N)0	in-N(P)0 [E8,F8]
. ,	[A7,A6]	. , , .

- PACKAGE_PIN [get_ports F8 HGCROC2_TRIG_OUT_P0]
- PACKAGE_PIN [get_ports E8 HGCROC2_TRIG_OUT_N0]
- Inversion from E8,F8 design, Inverting those legs No Inversion



bytegenerator2

QSH Output	QTH Output	QTH/QSH Input
HGCROC2-TRIG-	HGCROC1-TRIG-	HGCROC2-TRIG-
OUT-N(P)0	OUT-P(N)0	out-P(N)1 [B4,A4]
[A6,A7]	[F8,E8]	

- PACKAGE_PIN [get_ports A7 HGCROC1_TRIG_OUT_P0]
- PACKAGE_PIN [get_ports A6 HGCROC1_TRIG_OUT_N0]
- Inverting Output legs Inversion



bytegenerator3

QTH/QSH Out-	QTH Input	QSH Input
put		
fc-sig-in-p(n)	HGCROC2-TRIG-	fc-clk-in-n(p)
[C9,B9]	OUT-P(N)2	[D6,D7]
	[E1,D1]	

- PACKAGE_PIN [get_ports D7 HGCROC2_TRIG_OUT_P2]
- PACKAGE_PIN [get_ports D6 HGCROC2_TRIG_OUT_N2]
- Inversion from D7,D6 design, Inverting those legs No Inversion
- And the same pattern for all other bytegenerators...






- 1 Problem in BD edition and HDL wrapper
- 2 Strategy of only editing XDC file
- 3 QTH variation and terminal output understanding
- 4 QSH XDC assignment
- 5 result and interpretation



We see successful connection for bytegenerator 0,3,5,6 (inverted)





- We see correct connection made for 4 different loops
- It makes sense to see connection for 0,5. Those connections are the easiest edit of all byte-generators (Keeping all pin assignment same as QTH, but adding 1 more sign of inversion)
- It was byte6 where the inversion was opposite
- All the other ports are not inversion issue, but data not forming a loopback



- List of causes for the error loopback
 - Code gives incorrect pin assignment for those bytegenerators
 - The Cable is truly not forming a loop for those bytegenerators (Cable inside disconneted, short-circuited, etc...)
 - QSH loopback design incorrect



- Proposal for solution
 - If the pin assignment was incorrect for either coding issue or QSH design, I can try pin assignment on different FPGA legs and see if it improves any
 - If the WB-cable loopback that we created has an issue, we can create new set of them and see if it improves any.

Summary



- No touch on BD, and V source code. Only fix XDC to change from QTH to QSH (section 1-2)
- QTH variation producing useful information about nature of terminal output (section 3)
- Newly designed QSH loopback giving about 50% success rate (Section 4-5)
- Source of error could be still code issue, or indication of Hardware connection error in WB-QSH Loopback that Kurt and I made in the summer.

Back-Up



Back-Up