

# **ECE385**

**Fall 2021**

**Experiment 8**

## **SOC with USB and VGA Interface in SystemVerlog**

**Ge Yuhao, Lou Haina  
D231, Nov.25, 2021  
TA: Chenhao Wang**

# 1 Introduction

In this lab we implement a USB and VGA system which can control the ball's direction on a VGA monitor according to the USB keyboard inputs. The keys WASD are used to control the direction of the ball, and the ball will bounce if it reaches the boundary of the screen.

## 2 Written Description of Lab 8 System

### 2.1 Written Description of the entire Lab 8 system

- In Lab8 we have two more connection to the DE2 board. One is a keyboard connected with a USB port, the other is a monitor connected with a VGA line.
- We still use Nios II embedded processor in this Lab. The USB protocol is handled in the software on the Nios II, and the extracted keycode from the USB keyboard is then sent to the hardware. With the keyboard input, the balls movement can be determined through some SystemVerilog logic to realise the direction changing and bouncing.
- We use a simple color mapper combined with the VGA controller to draw simple shapes on the monitor. , We only need to draw the ball's location and the background image at every frame and set the screen refresh rate (60 Hz), the monitor will show the movement of the ball continuously.
- When the program starts, a stationary red ball should be displayed in the center of the screen. The ball should be waiting for a direction signal from the keyboard. As soon as a direction key (W-A-S-D) is pressed on the keyboard, the ball will start moving in the direction specified by the key. When the ball reaches the edge of the screen, it should bounce back and start moving in the opposite direction. The ball will keep moving and bouncing until another command is received from the keyboard. When a different direction key is pressed, the ball should start moving in the newly specified direction immediately, without returning to the center of the screen.

### 2.2 Describe in words how the NIOS interacts with both the CY7C67200 USB chip and the VGA components

**USB** The USB port on the DE2 board is equipped with the Cypress EZ-OTG (CY7C67200) USB Controller, which handles all the data transmission via the physical USB port and manages structured information to and from the DE2 board. In this Lab we use CY7C67200 as a Host Controller to make the FPGA accept the input from the keyboard. First we write a hardware I/O wrapper to tri-state the NIOS II driven data bus and to handle setting the CY7C67200 control pins. Then we write two functions: IO\_read and IO\_write, to write to one of the four registers in the register bank (HPL\_ADDRESS, HPL\_DATA, HPL\_MAILBOX, or HPL\_STATUS) on the CY7C67200 chip. Next we write USBRead and USBWrite to define the proper sequence of writes and reads to use those registers to access the CY7C67200's memory.




Figure 1: Connection between NIOS and CY7C67200

**VGA** We have VGA\_controller and Color\_Mapper modules to handle the display on the monitor. The VGA\_controller module produces the timing signals to ensure proper synchronization with the DE2's VGA output. The Color\_Mapper module is used to handle object rendering and coloring, which draw the picture for each frame. When we use the 50 MHz clock of the FPGA, we can use a 60Hz frame rate for the VGA output.

### 2.3 Written description of the USB protocol

We write four functions USBRead, USBWrite, IO\_read and IO\_write in C code to enable reading and writing through USB protocol.

**USBRead** Reads data from the registers in the CY7C67200 USB Controller. Instantiates one use of IO\_Write for the address and returns the data found in that address via IO\_Read.

**USBWrite** Instantiates two uses of IO\_Write per function in order to write the address and data values to the internal registers of the USB controller.

**IO\_Read** Returns the 16 bit data held in otg\_hpi\_data after updating otg\_hpi\_address to a given 8 bit input address.

**IO\_Write** Writes data from the Address and Data inputs to the address and data pointers to the USB Controller registers.

## 2.4 Block diagram




Figure 2: Top level Block Diagram

## 2.5 Module descriptions

### 2.5.1 Quartus modules

**Module:** Ball

**Inputs:** Clk, Reset, frame\_clk, keycode, DrawX, DrawY

**Output:** is\_ball

**Description:** This module creates the ball instance and use SystemVerlog logic to control the moving and bouncing of the ball.

**Purpose:** It makes the ball be able to move in x+, x-, y+, y- depending on the keyboard inputs, and make it to bounce back when reaching the wall.

**Module:** color\_mapper

**Inputs:** DrawX, DrawY, is\_ball

**Output:** VGA\_R, VGA\_G, VGA\_B

**Description:** Decide which color to be output to VGA for each pixel

**Purpose:** This module can draw the picture of each frame according to the ball's position.

**Module:** HexDriver

**Inputs:** Input

**Output:** Output

**Description:** The ASCII character value will be displayed onto the HexDriver of the DE2 board/

**Purpose:** The keyboard input will be displayed onto the HexDrive of the DE2 board, which helps us to know if the keyboard functions well.

**Module:** Lab8

**Inputs:** CLOCK\_50, KEY, OTG\_INT

**Output:** HEX0, HEX1, VGA\_R, VGA\_G, VGA\_B, VGA\_CLK, VGA\_SYN\_N, VGA\_BLANK\_N, VGA\_VS, VGA\_HS, OTG\_DATA, OTG\_ADDR, OTG\_CS\_N, OTG\_RD\_N, OTG\_WR\_N, OTG\_RST\_N, OTG\_INT, DRAM\_ADDR, DRAM\_DQ, DRAM\_BA, DRAM\_DQM, DRAM\_RAS\_N, DRAM\_CAS\_N, DRAM\_CKE, DRAM\_WE\_N, DRAM\_CS\_N, DRAM\_CLK

**Description:** This is the top level module of lab 8.

**Purpose:** This module connect all the other modules, and control the port communication of different modules.

**Module:** VGA\_controller

**Inputs:** Clk, Reset, VGA\_CLK

**Output:** VGA\_HS, VGA\_VS, VGA\_BLANK\_N, VGA\_SYNC\_N, DrawX, DrawY

**Description:** Takes the data of the ball's current position on screen and updates it to the VGA display. Use the vertical and horizontal syncs signal to control the drawing of the VGA display.

**Purpose:** This module set the configuration of the screen such as the size, edge, and sync signals. It also records the present pixel we are drawing which enables the displaying function.

**Module:** hpi\_io\_intf

**Inputs:** Clk, Reset, from\_sw\_address, from\_sw\_data\_out, from\_sw\_r, from\_sw\_w, from\_sw\_cs, from\_sw\_reset

**Output:** from\_sw\_data\_in, OTG\_ADDR, OTG\_RD\_N, OTG\_WR\_N, OTG\_CS\_N, OTG\_RST\_N

**inout:** OTG\_DATA

**Description:** This module is the interface between NIOS II and EZ-OTG chip.

**Purpose:** This module sends the read, write, address, databuffer signals to the OTG chip to ensure correct data reads and writes. It also allows us to control the input output bus.

**Module:** vga\_clk

**Inputs:** inclk0

**Output:** c0

**Description:** This module produce the clock signal which is used to control the VGA\_controller.

**Purpose:** This module generates the 25MHz pixel clock for the VGA controller which allows the VGA controller to update the screen at clock to 60Hz.

### 2.5.2 Qsys Modules

**nios2\_gen2\_0:** The nios2 block helps us to translate the C code into the SystemVerilog which can be excuted on the FPGA board.

**Onchip\_memory2\_0** This is the memory block for the CPU which can store some data for the proigram.

**Clk\_0** Serves as the general clock for the entire system, which control all the other modules' clk signal. It can also reset the clk signal for other modules.

**sdram** As the space of Onchip\_memory is limited, this block add another SDRAM to our system. And we have to use an SDRAM controller to interface.

**sdram\_pll** This module generates the clock for the SDRAM. The pll add delay (3ns) to the SDRAM with delays to wait for the outputs to stabilize.

**sysid\_qsys\_0** This block verifies the correct transfer of the software and hardware by looking back and forth between the C code and SystemVerilog to assure the data transfer is done in the correct format.

**keycode** The inputs are the buttons on the FPGA device. This PIO allows for data transfer between the hardware and the software.

**jtag\_uart\_0** Allows for terminal access for use in debugging the software. **keycode:** Reads data, updates the USB chip and then sends it to the software for logic instruction.

**otg\_hpi\_address** PIO that allows the desired address in memory of the SoC to be found that is sent from the software to the FPGA.

**otg\_hpi\_data** PIO that allows for cross transfer of data from the FPGA to software and the other way around. This PIO has a width of 16 bits which allows for sizable data transfer between the two.

**otg\_hpi\_r** PIO that allows the enable signal to read from the memory of the SoC.

**otg\_hpi\_w** PIO that allows the enable signal to write to the memory of the SoC.

**otg\_hpi\_cs** PIO that allows the enable signal turn on and off the memory of the SoC.

**otg\_hpi\_reset** PIO that allows for the reset signal of the memory of the SoC.

Use	Connections	Name	Description	Export	Clock
<input checked="" type="checkbox"/>		<div>clk_0</div> <div> <div>clk_in</div> <div>clk_in_reset</div> <div>clk</div> <div>clk_reset</div> </div>	<div>Clock Source</div> <div>Clock Input</div> <div>Reset Input</div> <div>Clock Output</div> <div>Reset Output</div>	<div>clk</div> <div>reset</div> <div>Double-click to</div> <div>Double-click to</div>	<div>exported</div> <div>clk_0</div>
<input checked="" type="checkbox"/>		<div>nios2_gen2_0</div> <div> <div>clk</div> <div>reset</div> <div>data_master</div> <div>instruction_master</div> <div>irq</div> <div>debug_reset_request</div> <div>debug_mem_slave</div> <div>custom_instructi...</div> </div>	<div>Wios II Processor</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Master</div> <div>Avalon Memory Mapped Master</div> <div>Interrupt Receiver</div> <div>Reset Output</div> <div>Avalon Memory Mapped Slave</div> <div>Custom Instruction Master</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div> <div>[clk]</div> <div>[clk]</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>onchip_memory2_0</div> <div> <div>clk1</div> <div>s1</div> <div>reset1</div> </div>	<div>On-Chip Memory (RAM or ROM) I...</div> <div>Clock Input</div> <div>Avalon Memory Mapped Slave</div> <div>Reset Input</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div>	<div>clk_0</div> <div>[clk1]</div> <div>[clk1]</div>
<input type="checkbox"/>		led	PIO (Parallel I/O) Intel FPGA IP		unconnecte...
<input checked="" type="checkbox"/>		<div>sdram</div> <div> <div>clk</div> <div>reset</div> <div>s1</div> <div>wire</div> </div>	<div>SDRAM Controller Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>sdram_wire</div>	<div>sdram_p...</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>sdram_pll</div> <div> <div>inclk_interface</div> <div>inclk_interface...</div> <div>pll_slave</div> <div>c0</div> <div>c1</div> </div>	<div>ALTPLL Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Clock Output</div> <div>Clock Output</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>sdram_clk</div>	<div>clk_0</div> <div>[inclk_in...</div> <div>[inclk_in...</div> <div>sdram_pll_c0</div> <div>sdram_pll_c1</div>
<input checked="" type="checkbox"/>		<div>sysid_qsys_0</div> <div> <div>clk</div> <div>reset</div> <div>control_slave</div> </div>	<div>System ID Peripheral Intel FP...</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>jtag_uart_0</div> <div> <div>clk</div> <div>reset</div> <div>avalon_jtag_slave</div> <div>irq</div> </div>	<div>JTAG UART Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Interrupt Sender</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>keycode</div> <div> <div>clk</div> <div>reset</div> <div>s1</div> <div>external_connection</div> </div>	<div>PIO (Parallel I/O) Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>keycode</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>otg_hpi_address</div> <div> <div>clk</div> <div>reset</div> <div>s1</div> <div>external_connection</div> </div>	<div>PIO (Parallel I/O) Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>otg_hpi_address</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>otg_hpi_data</div> <div> <div>clk</div> <div>reset</div> <div>s1</div> <div>external_connection</div> </div>	<div>PIO (Parallel I/O) Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>otg_hpi_data</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>otg_hpi_r</div> <div> <div>clk</div> <div>reset</div> <div>s1</div> <div>external_connection</div> </div>	<div>PIO (Parallel I/O) Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>otg_hpi_r</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>otg_hpi_w</div> <div> <div>clk</div> <div>reset</div> <div>s1</div> <div>external_connection</div> </div>	<div>PIO (Parallel I/O) Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>otg_hpi_w</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>otg_hpi_cs</div> <div> <div>clk</div> <div>reset</div> <div>s1</div> <div>external_connection</div> </div>	<div>PIO (Parallel I/O) Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>otg_hpi_cs</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div>
<input checked="" type="checkbox"/>		<div>otg_hpi_reset</div> <div> <div>clk</div> <div>reset</div> <div>s1</div> <div>external_connection</div> </div>	<div>PIO (Parallel I/O) Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Conduit</div>	<div>Double-click to</div> <div>Double-click to</div> <div>Double-click to</div> <div>otg_hpi_reset</div>	<div>clk_0</div> <div>[clk]</div> <div>[clk]</div>

Figure 3: View of the platform designer




Figure 4: schematic of the platform designer

### 3 Answers to both hidden questions

#### 3.1 What are the advantages and/or disadvantages of using a USB interface over PS/2 interface to connect to the keyboard? List any two.

- USB interface supports hot swap, and external device can be directly used immediately after plugging in the usb interface, while we need to restart computer to use external device through PS/2 interface. It is more convenient.
- The scanning frequency of USB ports is much higher than that of PS/2 ports.
- For keystroke combination, we can only press 6 keys at the same time through USB interface, because only 8 bytes data can be transferred in one data package. Therefore, USB keyboard can only record 6 states of keystrokes at the same time. And no conflicts through PS/2 interface.



**3.2 Notice that Ball\_Y\_Pos is updated using Ball\_Y\_Motion. Will the new value of Ball\_Y\_Motion be used when Ball\_Y\_Pos is updated, or the old? What is the difference between writing "Ball\_Y\_Pos\_in = Ball\_Y\_Pos + Ball\_Y\_Motion;" and "Ball\_Y\_Pos\_in = Ball\_Y\_Pos + Ball\_Y\_Motion\_in;"? How will this impact behavior of the ball during a bounce, and how might that interact with a response to a keypress?**

- When Ball\_Y\_Pos is being updated, the old value of Ball\_Y\_Motion will be used due to parallel assignments.
- If we use Ball\_Y\_Motion, the Y position of the current clock cycle is determined by old Y position and old motion in the Y direction, which will not be influenced by the old pressed key or whether the ball is at the boundary.
- If we use Ball\_Y\_Motion\_in, the Y position of the present clock cycle is determined by old Y position, old key-press action and the boundary status.
- Using Ball\_Y\_Motion\_in, the reaction of the ball will be faster. When the ball reaches the wall, it will go back immediately, and when the keypress happens, the direction will change immediately. Using Ball\_Y\_Motion won't realize this as the reaction of the picture is one frame slower than the code.

## 4 Postlab Question

### 4.1 What is the difference between VGA\_clk and Clk?

The VGA\_clk is approximately 25 MHz for pixel frequency to update frames on the VGA monitor, while clk is 50 MHz to drive FPGA and other devices.

### 4.2 In the file io\_handler.h, why is it that the otg\_hpi\_data is defined as an integer pointer while the otg\_hpi\_r is defined as a char pointer?

An integer is 32 bits and a char is 8 characters. As the data is 32 bits wide, we need otg\_hpi\_data to be an integer pointer which point to inout data. But for otg\_hpi\_r, we only use it to point to a register which may contain 0 or 1 so 1 byte is enough for this. By doing this, we can save memory as we only use the necessary part of the memory.

### 4.3 Document the Design Resources and Statistics in following table.

LUT	2694
DSP	10
Memory(BRAM)	11392 bits
Flip-Flop	2219
Frequency	133.37MHz
Static Power	105.16mW
Dynamic Power	0.79mW
Total Power	177.82mW

Table 1: Design Resources and Statistics

## 5 Conclusion

### 5.1 Discuss functionality of your design. If parts of your design didn't work, discuss what could be done to fix it

Our design works perfectly. We have done most of our work smoothly but we still meet some bugs. For example, when we finish our design, we found that if we press W and D button when the ball is at boundary, it will move diagonally or leave the monitor at the corner. After checking our code in ball.sv, we find the ball meet two requirements of updating the direction of velocity, therefore it will have both x and y velocity. We put press key condition in 'else' in order to make either bounce or change direction by pressing key, and then it functions correctly and never bounce out of boundary.

### 5.2 Was there anything ambiguous, incorrect, or unnecessarily difficult in the lab manual or given materials which can be improved for next semester?

Most of part in lab manual is well. I think if you could add some overall block diagram of the whole structure and how software and hardware are related, it will be easier for us to understand. And it is better to include the connection of interface file with eclipse, platform designer and other devices.