



SCHEMATIC PAGE DESCRIPTION :


- PAGE01: BLOCK DIAGRAM
- PAGE02: POWER DISTRIBUTION
- PAGE03: FPGA IO
- PAGE04: FPGA CLOCK
- PAGE05: FPGA Config
- PAGE06: FPGA Power
- PAGE07: SDRAM
- PAGE08: System Power
- PAGE09: Connectors

BLOCK DIAGRAM




| POWER CONSUMPTION | | | | | | | |
|-------------------|----------------|--------|--------|--|--|--|--|
| COMPONENTS | VOTAGE&CURRENT | | | | | | |
| | 1 . 2V | 2 . 5V | 3 . 3V | | | | |
| FPGA | TBD | TBD | TBD | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |









EP4CE22F256
VERSION : 1.0
PAGE : 3 of 5
DATE : March 2010


PIN_A8:IO for EP4CE6 and EP4CE10
PIN_A9:IO for EP4CE6 and EP4CE10
PIN_B8:IO for EP4CE6 and EP4CE10
PIN_B9:IO for EP4CE6 and EP4CE10
PIN_R8:IO for EP4CE6 and EP4CE10
PIN_R9:IO for EP4CE6 and EP4CE10
PIN_T8:IO for EP4CE6 and EP4CE10
PIN_T9:IO for EP4CE6 and EP4CE10



| Chengdu HeiYing electronic technology co.,Ltd | | |
|---|-----------------|--------|
| Title | | |
| ALTERA Cyclone IV FPGA C406 | | |
| Size | Document Number | Rev |
| A | FPGA CLOCK | V1.1 |
| Date: | Sheet | 4 of 9 |



| MSEL[2:0] | MODE |
|-----------|---------|
| 101 | AS FAST |
| 100 | PS FAST |



1 2 3 4 5 6

A

A

B


B

C


C

D

D




W9812G6KH-6
K4S561632C-TC75







| | | | |
|---|-----------------|-------|--------|
| Chengdu HeiYing electronic technology co.,Ltd | | | |
| Title | | | |
| ALTEA Cyclone IV FPGA C406 | | | |
| Size | Document Number | | Rev |
| A | SDRAM | | V1.1 |
| Date: | | Sheet | 7 of 9 |

1 2 3 4 5 6








UART





| | | | |
|---|-----------------|--|------|
| Chengdu HuiYing electronic technology co.,Ltd | | | |
| Title | | | |
| ALTERA Cyclone IV FPGA C406 | | | |
| Size | Document Number | | Rev |
| A | System Power | | V1.1 |
| Date: | Sheet 8 of 9 | | |

Config
Slave Serial Mode Configuration




PMOD





| Title | | |
|-------|--------------------------------|-----------|
| Size | Number | Revision |
| A4 | | |
| Date: | 2021/9/20 | Sheet of |
| File: | E:\FILE\...\PAGE10 HDMI.SchDoc | Drawn By: |



Board S.