

General Description

The MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B 16-bit and MAX11054/MAX11055/MAX11056 14-bit ADCs offer 4, 6, or 8 independent input channels. Featuring independent track and hold (T/H) and SAR circuitry, these parts provide simultaneous sampling at 250ksps for each channel.

The MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 accept a ±5V input. All inputs are overrange protected with internal ±20mA input clamps providing overrange protection with a simple external resistor. Other features include a 4MHz T/H input bandwidth, internal clock, and internal or external reference. A 20MHz, bidirectional, parallel interface provides the conversion results and accepts digital configuration inputs.

The MAX11044/MAX11044B/MAX11045/MAX11045B/ MAX11046/MAX11046B and MAX11054/MAX11055/ MAX11056 operate with a 4.75V to 5.25V analog supply and a separate flexible 2.7V to 5.25V digital supply for interfacing with the host without a level shifter. The MAX11044/ MAX11044B/MAX11045/MAX11045B/MAX11046/ MAX11046B are available in a 56-pin TQFN and 64-pin TQFP packages while the MAX11054/MAX11055/ MAX11056 are available in TQFP only and operate over the extended -40°C to +85°C temperature range.

Applications

Automatic Test Equipment
Power-Factor Monitoring and Correction
Power-Grid Protection
Multiphase Motor Control
Vibration and Waveform Analysis

Ordering Information

PART	PIN-PACKAGE	CHANNELS
MAX11044ETN+	56 TQFN-EP*	4
MAX11044ECB+	64 TQFP-EP*	4
MAX11044BETN+	56 TQFN-EP*	4
MAX11044BECB+	64 TQFP-EP*	4
MAX11045ETN+	56 TQFN-EP*	6
MAX11045ECB+	64 TQFP-EP*	6
MAX11045BETN+	56 TQFN-EP*	6
MAX11045BECB+	64 TQFP-EP*	6

Ordering Information continued at end of data sheet.

Note: All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.


*EP = Exposed pad.

Pin Configurations appear at end of data sheet.

Features

- ♦ 16-Bit ADC (MAX11044/MAX11044B/MAX11045/ MAX11045B/MAX11046/MAX11046B) and 14-Bit ADC (MAX11054/MAX11055/MAX11056)
 - 8-Channel ADC (MAX11046/MAX11046B/MAX11056) 6-Channel ADC (MAX11045/MAX11045B/MAX11055) 4-Channel ADC (MAX11044/MAX11044B/MAX11054)
- ♦ Single Analog and Digital Supply
- ♦ High-Impedance Inputs Up to 1GΩ
- ♦ On-Chip T/H Circuit for Each Channel
- ♦ Fast 3µs Conversion Time
- ♦ High Throughput: 250ksps for Each Channel
- ♦ 16-Bit/14-Bit, High-Speed, Parallel Interface
- **♦ Internal Clocked Conversions**
- ♦ 10ns Aperture Delay
- ♦ 100ps Channel-to-Channel T/H Matching
- ♦ Low Drift, Accurate 4.096V Internal Reference Providing an Input Range of ±5V
- ♦ External Reference Range of 3.0V to 4.25V, Allowing Full-Scale Input Ranges of ±4.0V to ±5.2V
- ♦ 56-Pin (8mm x 8mm) TQFN and 64-Pin (10mm x 10mm) TQFP Packages
- **♦ Evaluation Kit Available**

Functional Diagram



ABSOLUTE MAXIMUM RATINGS

AVDD to AGND		Maximum Current into Any Pin Except AVDD, DVDD, AGND,
DVDD to AGND and DGND	0.3V to +6V	DGND±50mA
DGND to AGND	0.3V to +0.3V	Continuous Power Dissipation
AGNDS to AGND	0.3V to +0.3V	56-Pin TQFN (derate 47.6mW/°C above +70°C)3809.5mW
CH0-CH7 to AGND	7.5V to +7.5V	64-Pin TQFP (derate 43.5mW/°C above +70°C)3478mW
REFIO, RDC to AGND	0.3V to the lower of	Operating Temperature Range40°C to +85°C
	(VAVDD + 0.3V) and $+6V$	Junction Temperature+150°C
EOC, WR, RD, CS, CONVST to AGNE	00.3V to the lower of	Storage Temperature Range65°C to +150°C
	$(V_{DVDD} + 0.3V)$ and +6V	Lead Temperature (soldering, 10s)+300°C
DB0-DB15 to AGND	0.3V to the lower of	Soldering Temperature (reflow)+260°C
	$(V_D V_D D_D + 0.3V)$ and +6V	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = +4.75V \text{ to } +5.25V, V_{DVDD} = +2.70V \text{ to } +5.25V, V_{AGNDS} = V_{AGND} = V_{DGND} = 0V, V_{REFIO} = \text{internal reference, } C_{RDC} = 4 \times 33\mu\text{F}, C_{REFIO} = 0.1\mu\text{F}, C_{AVDD} = 4 \times 0.1\mu\text{F} \parallel 10\mu\text{F}, C_{DVDD} = 3 \times 0.1\mu\text{F} \parallel 10\mu\text{F}; all digital inputs at DVDD or DGND, unless otherwise noted, f_{SAMPLE} = 250ksps. T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE (Note 1)		•					
Decel diese	NI	MAX11044	/MAX11045/MAX11046	16			D.:
Resolution	N	MAX11054	/MAX11055/MAX11056	14			Bits
		MAX11044	/MAX11045/MAX11046	-2	±0.4	+2	
Integral Nonlinearity	INL	MAX11054	/MAX11055/MAX11056	-0.8	±0.13	+0.8	LSB
		MAX11044	B/MAX11045B/MAX11046B	-3		+3	
Differential Nonlinearity	DNL	MAX11044	/MAX11045/MAX11046	-1	±0.4	+1.2	LSB
Differential Northinearity	DIVL	MAX11054	/MAX11055/MAX11056	-0.6	±0.15	+0.6	LSD
No Missing Codes			/MAX11044B/MAX11045/ B/MAX11046/MAX11046B	16			Bits
		MAX11054	/MAX11055/MAX11056	14			
Offset Error					±0.001	±0.015	%FSR
Channel Offset Matching					±0.001	±0.015	%FSR
Offset Temperature Coefficient					±0.8		μV/°C
Gain Error						±0.015	%FSR
Positive Full-Scale Error						±0.015	%FSR
Negative Full-Scale Error						±0.015	%FSR
Positive Full-Scale Error Matching						±0.01	%FSR
Negative Full-Scale Error Matching						±0.01	%FSR
Channel Gain-Error Matching		Between a	II channels			±0.01	%FSR
Gain Temperature Coefficient					±0.5		ppm/°C
DYNAMIC PERFORMANCE							
Signal-to-Noise Ratio	SNR	f _{IN} = 10kHz, full-scale	MAX11044/MAX11044B/ MAX11045/MAX11045B/ MAX11046/MAX11046B	91	92.3		dB
	input	MAX11054/MAX11055/ MAX11056	84.5	85.2			

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = +4.75V \text{ to } +5.25V, V_{DVDD} = +2.70V \text{ to } +5.25V, V_{AGNDS} = V_{AGND} = V_{DGND} = 0V, V_{REFIO} = \text{internal reference}, C_{RDC} = 4 \times 33\mu\text{F}, C_{REFIO} = 0.1\mu\text{F}, C_{AVDD} = 4 \times 0.1\mu\text{F} \text{ II } 10\mu\text{F}, C_{DVDD} = 3 \times 0.1\mu\text{F} \text{ II } 10\mu\text{F}; \text{ all digital inputs at DVDD or DGND, unless otherwise noted, fSAMPLE} = 250ksps. T_A = -40°C \text{ to } +85°C, \text{ unless otherwise noted}. Typical values are at T_A = +25°C.)$

Signal-to-Noise and Distortion Ratio SINAD fin = 10kHz, full-scale input Max11046/Max11045 Max11046 Max11046 Max11045 Max11045 Max11045 Max11045 Max11045 Max11045 Max11045 Max11046	dB dB	
Ratio SINAD full-scale input MAX11056 64.5 63.2	dB	
MAX11046B 87.5	dB	
Spurious-Free Dynamic Range SFDR fin = 10kHz, full-scale input MAX11046 98 104 MAX11056 MAX11056 95 104 MAX11056 MAX11046B 90 MAX11	dB	
Total Harmonic Distortion	dB	
MAX11046B 90		
Total Harmonic Distortion		
Total Harmonic Distortion		
MAX11046B -90	dB	
ANALOG INPUTS (CH0-CH7) Input Voltage Range (Note 3) **I.22 x VREFIO** Input Leakage Current Input Capacitance Input Capacitance Input-Clamp Protection Current Each input simultaneously TRACK AND HOLD Throughput Rate Per channel **Indicate thannel (Note 2) **Input Channel (Note 2) **Input	dB	
Input Voltage Range (Note 3) ±1.22 x VREFIO Input Leakage Current -1 +1 Input Capacitance 15 Input-Clamp Protection Current Each input simultaneously -20 +20 TRACK AND HOLD Throughput Rate Per channel 1 250	1	
Input Leakage Current Input Capacitance Input-Clamp Protection Current Each input simultaneously TRACK AND HOLD Throughput Rate Per channel VREFIO VREFIO 1 +1 +1 +1 +1 +1 +20 +20 +20 +20		
Input Capacitance 15 Input-Clamp Protection Current Each input simultaneously -20 +20 TRACK AND HOLD Throughput Rate Per channel 1 250	V	
Input-Clamp Protection Current Each input simultaneously -20 +20 TRACK AND HOLD Throughput Rate Per channel 1 250	μΑ	
TRACK AND HOLD Throughput Rate Per channel 1 250	рF	
Throughput Rate Per channel 1 250	mA	
Acquisition Time t _{ACQ} 1 1000	ksps	
	μs	
Full-Power Bandwidth -3dB point 4	N /I LI →	
-0.1dB point > 0.2	MHz	
Aperture Delay 10	ns	
Aperture-Delay Matching 100	ps	
Aperture Jitter 50	psRMS	
INTERNAL REFERENCE		
REFIO Voltage VREF 4.08 4.096 4.112	V	
REFIO Temperature Coefficient ±5	ppm/°C	
EXTERNAL REFERENCE		
Input Current -10 +10	μΑ	
REF Voltage-Input Range VREF 3.00 4.25	V	
REF Input Capacitance 15	рF	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = +4.75 \text{V to } +5.25 \text{V}, V_{DVDD} = +2.70 \text{V to } +5.25 \text{V}, V_{AGNDS} = V_{AGND} = V_{DGND} = 0 \text{V}, V_{REFIO} = \text{internal reference}, C_{RDC} = 4 \times 33 \mu\text{F}, C_{REFIO} = 0.1 \mu\text{F}, C_{AVDD} = 4 \times 0.1 \mu\text{F} \text{ II } 10 \mu\text{F}, C_{DVDD} = 3 \times 0.1 \mu\text{F} \text{ II } 10 \mu\text{F}; \text{ all digital inputs at DVDD or DGND, unless otherwise noted, fSAMPLE} = 250 \text{ksps}. T_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_{A} = +25 ^{\circ}\text{C}.)$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (CR0-CR3, RD, V	VR, CS, CON	VST)					
Input Voltage High	VIH	$V_{DVDD} = 2.7$	'V to 5.25V	2			V
Input Voltage Low	VIL	$V_{DVDD} = 2.7$	'V to 5.25V			0.8	V
Input Capacitance	CIN				10		pF
Input Current	lıN	V _{IN} = 0V or '	VDVDD			±10	μA
DIGITAL OUTPUTS (DB0-DB15, E	OC)	•					•
Output Voltage High	VoH	ISOURCE =	1.2mA	V _{DVDD} - 0.4			V
Output Voltage Low	V _{OL}	I _{SINK} = 1mA	4		0.25	0.4	V
Three-State Leakage Current		DB0-DB15,	V _{RD} ≥ V _{IH} or V _{CS} ≥ V _{IH}			10	μΑ
Three-State Output Capacitance		DB0-DB15,	V _{RD} ≥ V _{IH} or V _{CS} ≥ V _{IH}		15		pF
Analog Supply Voltage	AVDD			4.75		5.25	V
Digital Supply Voltage	DVDD			2.70		5.25	V
		MAX11046/ V _{AVDD} = 5V	MAX11046B/MAX11056,			48	
Analog Supply Current	I _{AVDD}	MAX11045/ V _{AVDD} = 5V			39	mA	
		MAX11044/ V _{AVDD} = 5V			30		
		MAX11046/ V _{DVDD} = 3.3	MAX11046B/MAX11056, 3V			7.0	
Digital Supply Current (Note 9)	I _{DVDD}	MAX11045/ V _{DVDD} = 3.3	MAX11045B/MAX11055, 3V			6.5	mA
		MAX11044/MAX11044B/MAX11054, V _{DVDD} = 3.3V				5.5	
Charteless Comment	IDVDD					10	μΑ
Shutdown Current	lavdd					10] µA
Power-Supply Rejection		VAVDD = 4.9V to	MAX11044/MAX11044B/ MAX11045/MAX11045B/ MAX11046/MAX11046B		±1		LSB
		5.1V (Note 5)	MAX11054/MAX11055/ MAX11056	±0.25			
TIMING CHARACTERISTICS (Note	. 4)						
CONVST Rise to EOC	tcon	Conversion time (Note 6)				3	μs
Acquisition Time	tACQ			1		1000	μs
CS Rise to CONVST Rise	tQ	Sample quie	500			ns	
CONVST Rise to EOC Rise	t ₀				47	140	ns
EOC Fall to CONVST Fall	t ₁	CONVST mo	ode B0 = 0 only (Note 7)	0			ns
CONVST Low Time	t ₂	CONVST mo	ode B0 = 1 only	20			ns

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{AVDD} = +4.75 V \ to +5.25 V, \ V_{DVDD} = +2.70 V \ to +5.25 V, \ V_{AGNDS} = V_{AGND} = V_{DGND} = 0 V, \ V_{REFIO} = internal \ reference, \ C_{RDC} = 4 \times 33 \mu F, \ C_{REFIO} = 0.1 \mu F, \ C_{AVDD} = 4 \times 0.1 \mu F \ II \ 10 \mu F, \ C_{DVDD} = 3 \times 0.1 \mu F \ II \ 10 \mu F; \ all \ digital \ inputs \ at \ DVDD \ or \ DGND, \ unless \ otherwise \ noted, \ f_{SAMPLE} = 250 ksps. \ T_A = -40 °C \ to +85 °C, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_A = +25 °C.)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CS Fall to WR Fall	t ₃		0			ns
WR Low Time	t ₄		20			ns
CS Rise to WR Rise	t5		0			ns
Input Data Setup Time	t ₆		10			ns
Input Data Hold Time	t ₇		1			ns
CS Fall to RD Fall	t ₈		0			ns
RD Low Time	t9		30			ns
RD Rise to CS Rise	t ₁₀		0			ns
RD High Time	t ₁₁		10			ns
RD Fall to Data Valid	t ₁₂				35	ns
RD Rise to Data Hold Time	t ₁₃	(Note 7)	5			ns


- Note 1: See the *Definitions* section at the end of the data sheet.
- Note 2: Tested with alternating channels modulated at full scale and ground.
- Note 3: See the Input Range and Protection section for more details.
- Note 4: CLOAD = 30pF on DB0-DB15 and EOC. Inputs (CH0-CH7) alternate between full scale and zero scale. fconv = 250ksps. All data is read out.
- Note 5: Defined as the change in positive full scale caused by a ±2% variation in the nominal supply voltage.
- Note 6: It is recommended that RD, WR, and CS are kept high for the quiet time (tQ) and conversion time (tCON).
- Note 7: Guaranteed by design.

Typical Operating Characteristics

(VAVDD = 5V, VDVDD = 3.3V, TA = +25°C, fSAMPLE = 250ksps, internal reference, unless otherwise noted.)











_Typical Operating Characteristics (continued)


(VAVDD = 5V, VDVDD = 3.3V, TA = +25°C, fSAMPLE = 250ksps, internal reference, unless otherwise noted.)

















Typical Operating Characteristics (continued)


(VAVDD = 5V, VDVDD = 3.3V, TA = +25°C, fSAMPLE = 250ksps, internal reference, unless otherwise noted.)









INTERNAL REFERENCE VOLTAGES vs. SUPPLY VOLTAGE








OFFSET ERROR AND OFFSET ERROR MATCHING vs. SUPPLY VOLTAGE




OFFSET ERROR AND OFFSET ERROR MATCHING vs. Temperature




Typical Operating Characteristics (continued)


(VAVDD = 5V, VDVDD = 3.3V, TA = +25°C, fSAMPLE = 250ksps, internal reference, unless otherwise noted.)




Typical Operating Characteristics (continued)


(VAVDD = 5V, VDVDD = 3.3V, TA = +25°C, fSAMPLE = 250ksps, internal reference, unless otherwise noted.)









CROSSTALK vs. FREQUENCY








CONVERSION TIME vs. Analog Supply Volatage



CONVERSION TIME vs. TEMPERATURE



Pin Description

	PIN			
MAX11044/ MAX11044B (TQFN-EP)	MAX11045/ MAX11045B (TQFN-EP)	MAX11046/ MAX11046B (TQFN-EP)	NAME	FUNCTION
1	1	1	DB13	16-Bit Parallel Data Bus Digital Output Bit 13
2	2	2	DB12	16-Bit Parallel Data Bus Digital Output Bit 12
3	3	3	DB11	16-Bit Parallel Data Bus Digital Output Bit 11
4	4	4	DB10	16-Bit Parallel Data Bus Digital Output Bit 10
5	5	5	DB9	16-Bit Parallel Data Bus Digital Output Bit 9
6	6	6	DB8	16-Bit Parallel Data Bus Digital Output Bit 8
7, 21, 50	7, 21, 50	7, 21, 50	DGND	Digital Ground
8, 20, 51	8, 20, 51	8, 20, 51	DVDD	Digital Supply. Bypass to DGND with a 0.1µF capacitor at each DVDD input.
9	9	9	DB7	16-Bit Parallel Data Bus Digital Output Bit 7
10	10	10	DB6	16-Bit Parallel Data Bus Digital Output Bit 6
11	11	11	DB5	16-Bit Parallel Data Bus Digital Output Bit 5
12	12	12	DB4	16-Bit Parallel Data Bus Digital Output Bit 4
13	13	13	DB3/CR3	16-Bit Parallel Data Bus Digital Output Bit 3/ Configuration Register Input Bit 3
14	14	14	DB2/CR2	16-Bit Parallel Data Bus Digital Output Bit 2/ Configuration Register Input Bit 2
15	15	15	DB1/CR1	16-Bit Parallel Data Bus Digital Output Bit 1/ Configuration Register Input Bit 1
16	16	16	DB0/CR0	16-Bit Parallel Data Bus Digital Output Bit 0/ Configuration Register Input Bit 0
17	17	17	EOC	Active-Low End-of-Conversion Output. EOC goes low when conversion is completed. EOC goes high when a conversion is initiated.
18	18	18	CONVST	Convert Start Input. Rising edge of CONVST ends sample and starts a conversion on the captured sample. The ADC is in acquisition mode when CONVST is low and CONVST mode = 0.
19	19	19	SHDN	Shutdown Input. If SHDN is held high, the entire device will enter and stay in a low-current state. Contents of the configuration register are not lost when in the shutdown mode.
22, 28, 35, 43, 49	22, 28, 35, 43, 49	22, 28, 35, 43, 49	RDC	Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to AGND with at least an 80µF total capacitance. See the <i>Layout, Grounding, and Bypassing</i> section.
23, 27, 33, 38, 44, 48	23, 27, 33, 38, 44, 48	23, 27, 33, 38, 44, 48	AGNDS	Signal Ground. Connect all AGND and AGNDS inputs together on PCB.

Pin Description (continued)

MAX11044/ MAX11044B (TQFN-EP)	MAX11045/ MAX11045B (TQFN-EP)	MAX11046/ MAX11046B (TQFN-EP)	NAME	FUNCTION
24, 30, 41, 47	24, 30, 41, 47	24, 30, 41, 47	AVDD	Analog Supply Input. Bypass AVDD to AGND with a 0.1µF capacitor at each AVDD input.
25, 31, 40, 46	25, 31, 40, 46	25, 31, 40, 46	AGND	Analog Ground. Connect all AGND inputs together.
32	29	26	CH0	Channel 0 Analog Input
34	32	29	CH1	Channel 1 Analog Input
37	34	32	CH2	Channel 2 Analog Input
39	37	34	CH3	Channel 3 Analog Input
36	36	36	REFIO	External Reference Input/Internal Reference Output. Place a 0.1µF capacitor from REFIO to AGND.
_	39	37	CH4	Channel 4 Analog Input
_	42	39	CH5	Channel 5 Analog Input
_	_	42	CH6	Channel 6 Analog Input
_	_	45	CH7	Channel 7 Analog Input
52	52	52	WR	Active-Low Write Input. Drive \overline{WR} low to write to the ADC. Configuration registers are loaded on the rising edge of \overline{WR} .
53	53	54	C S	Active-Low Chip-Select Input. Drive $\overline{\text{CS}}$ low when reading from or writing to the ADC.
54	54	54	RD	Active-Low Read Input. Drive $\overline{\text{RD}}$ low to read from the ADC. Each rising edge of $\overline{\text{RD}}$ advances the channel output on the data bus.
55	55	55	DB15	16-Bit Parallel Data Bus Digital Output Bit 15
56	56	56	DB14	16-Bit Parallel Data Bus Digital Output Bit 14
26, 29, 42, 45	26, 45	_	I.C.	Internally Connected. Connect to AGND.
_	_	_	EP	Exposed Pad. Internally connected to AGND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

Pin Description (continued)

	PIN			
MAX11044/ MAX11044B (TQFP-EP)	MAX11045/ MAX11045B (TQFP-EP)	MAX11046/ MAX11046B (TQFP-EP)	NAME	FUNCTION
1	1	1	DB14	16-Bit Parallel Data Bus Digital Output Bit 14
2	2	2	DB13	16-Bit Parallel Data Bus Digital Output Bit 13
3	3	3	DB12	16-Bit Parallel Data Bus Digital Output Bit 12
4	4	4	DB11	16-Bit Parallel Data Bus Digital Output Bit 11
5	5	5	DB10	16-Bit Parallel Data Bus Digital Output Bit 10
6	6	6	DB9	16-Bit Parallel Data Bus Digital Output Bit 9
7	7	7	DB8	16-Bit Parallel Data Bus Digital Output Bit 8
8, 22, 59	8, 22, 59	8, 22, 59	DGND	Digital Ground
9, 21, 60	9, 21, 60	9, 21, 60	DVDD	Digital Supply. Bypass to DGND with a 0.1µF capacitor at each DVDD input.
10	10	10	DB7	16-Bit Parallel Data Bus Digital Output Bit 7
11	11	11	DB6	16-Bit Parallel Data Bus Digital Output Bit 6
12	12	12	DB5	16-Bit Parallel Data Bus Digital Output Bit 5
13	13	13	DB4	16-Bit Parallel Data Bus Digital Output Bit 4
14	14	14	DB3/CR3	16-Bit Parallel Data Bus Digital Output Bit 3/ Configuration Register Input Bit 3
15	15	15	DB2/CR2	16-Bit Parallel Data Bus Digital Output Bit 2/ Configuration Register Input Bit 2
16	16	16	DB1/CR1	16-Bit Parallel Data Bus Digital Output Bit 1/ Configuration Register Input Bit 1
17	17	17	DB0/CR0	16-Bit Parallel Data Bus Digital Output Bit 0/ Configuration Register Input Bit 0
18	18	18	EOC	Active-Low End-of-Conversion Output. EOC goes low when conversion is completed. EOC goes high when a conversion is initiated.
19	19	19	CONVST	Convert Start Input. Rising edge of CONVST ends sample and starts a conversion on the captured sample. The ADC is in acquisition mode when CONVST is low and CONVST mode = 0.
20	20	20	SHDN	Shutdown Input. If SHDN is held high, the entire device will enter and stay in a low-current state. Contents of the configuration register are not lost when in the shutdown mode.
23, 28, 32, 38, 43, 49, 53, 58	23, 28, 32, 38, 43, 49, 53, 58	23, 28, 32, 38, 43, 49, 53, 58	AGNDS	Signal Ground. Connect all AGND and AGNDS inputs together on PCB.
24, 29, 35, 46, 52, 57	24, 29, 35, 46, 52, 57	24, 29, 35, 46, 52, 57	AVDD	Analog Supply Input. Bypass AVDD to AGND with a 0.1µF capacitor at each AVDD input.
25, 30, 36, 45, 51, 56	25, 30, 36, 45, 51, 56	25, 30, 36, 45, 51, 56	AGND	Analog Ground. Connect all AGND inputs together.

Pin Description (continued)

MAX11044/ MAX11044B (TQFP-EP)	MAX11045/ MAX11045B (TQFP-EP)	MAX11046/ MAX11046B (TQFP-EP)	NAME	FUNCTION
26, 55	26, 55	26, 55	RDC_SENSE	Reference Buffer Sense Feedback. Connect to RDC plane.
27, 33, 40, 48, 54	27, 33, 40, 48, 54	27, 33, 40, 48, 54	RDC	Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to AGND with at least an 80µF total capacitance. See the <i>Layout, Grounding, and Bypassing</i> section.
37	34	31	CH0	Channel 0 Analog Input
39	37	34	CH1	Channel 1 Analog Input
42	39	37	CH2	Channel 2 Analog Input
44	42	39	CH3	Channel 3 Analog Input
41	41	41	REFIO	External Reference Input/Internal Reference Output. Place a 0.1µF capacitor from REFIO to AGND.
_	44	42	CH4	Channel 4 Analog Input
_	47	44	CH5	Channel 5 Analog Input
_	_	47	CH6	Channel 6 Analog Input
_	_	50	CH7	Channel 7 Analog Input
61	61	61	WR	Active-Low Write Input. Drive WR low to write to the ADC. Configuration registers are loaded on the rising edge of WR.
62	62	62	CS	Active-Low Chip-Select Input. Drive $\overline{\text{CS}}$ low when reading from or writing to the ADC.
63	63	63	RD	Active-Low Read Input. Drive $\overline{\text{RD}}$ low to read from the ADC. Each rising edge of $\overline{\text{RD}}$ advances the channel output on the data bus.
64	64	64	DB15	16-Bit Parallel Data Bus Digital Output Bit 15
31, 34, 47, 50	31, 50	_	I.C.	Internally Connected. Connect to AGND.
_	_	_	EP	Exposed Pad. Internally connected to AGND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

Pin Description (continued)

	PIN			
MAX11054 (TQFP-EP)	MAX11055 (TQFP-EP)	MAX11056 (TQFP-EP)	NAME	FUNCTION
1	1	1	DB12	14-Bit Parallel Data Bus Digital Output Bit 12
2	2	2	DB11	14-Bit Parallel Data Bus Digital Output Bit 11
3	3	3	DB10	14-Bit Parallel Data Bus Digital Output Bit 10
4	4	4	DB9	14-Bit Parallel Data Bus Digital Output Bit 9
5	5	5	DB8	14-Bit Parallel Data Bus Digital Output Bit 8
6	6	6	DB7	14-Bit Parallel Data Bus Digital Output Bit 7
7	7	7	DB6	14-Bit Parallel Data Bus Digital Output Bit 6
8, 22, 59	8, 22, 59	8, 22, 59	DGND	Digital Ground
9, 21, 60	9, 21, 60	9, 21, 60	DVDD	Digital Supply. Bypass to DGND with a 0.1µF capacitor at each DVDD input.
10	10	10	DB5	14-Bit Parallel Data Bus Digital Output Bit 5
11	11	11	DB4	14-Bit Parallel Data Bus Digital Output Bit 4
12	12	12	DB3	14-Bit Parallel Data Bus Digital Output Bit 3
13	13	13	DB2	14-Bit Parallel Data Bus Digital Output Bit 2
14	14	14	DB1/CR3	14-Bit Parallel Data Bus Digital Output Bit 1/ Configuration Register Input Bit 3
15	15	15	DB0/CR2	14-Bit Parallel Data Bus Digital Output Bit 0/ Configuration Register Input Bit 2
16	16	16	CR1	Configuration Register Input Bit 1
17	17	17	CR0	Configuration Register Input Bit 0
18	18	18	EOC	Active-Low End-of-Conversion Output. EOC goes low when conversion is completed. EOC goes high when a conversion is initiated.
19	19	19	CONVST	Convert Start Input. Rising edge of CONVST ends sample and starts a conversion on the captured sample. The ADC is in acquisition mode when CONVST is low and CONVST mode = 0.
20	20	20	SHDN	Shutdown Input. If SHDN is held high, the entire device will enter and stay in a low-current state. Contents of the configuration register are not lost when in the shutdown mode.
23, 28, 32, 38, 43, 49, 53, 58	23, 28, 32, 38, 43, 49, 53, 58	23, 28, 32, 38, 43, 49, 53, 58	AGNDS	Signal Ground. Connect all AGND and AGNDS inputs together on PCB.
24, 29, 35, 46, 52, 57	24, 29, 35, 46, 52, 57	24, 29, 35, 46, 52, 57	AVDD	Analog Supply Input. Bypass AVDD to AGND with a 0.1µF capacitor at each AVDD input.
25, 30, 36, 45, 51, 56	25, 30, 36, 45, 51, 56	25, 30, 36, 45, 51, 56	AGND	Analog Ground. Connect all AGND inputs together.
26, 55	26, 55	26, 55	RDC_SENSE	Reference Buffer Sense Feedback. Connect to RDC plane.

Pin Description (continued)

	PIN			
MAX11054 (TQFP-EP)	MAX11055 (TQFP-EP)	MAX11056 (TQFP-EP)	NAME	FUNCTION
27, 33, 40, 48, 54	27, 33, 40, 48, 54	27, 33, 40, 48, 54	RDC	Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to AGND with at least an 80µF total capacitance. See the <i>Layout, Grounding, and Bypassing</i> section.
37	34	31	CH0	Channel 0 Analog Input
39	37	34	CH1	Channel 1 Analog Input
42	39	37	CH2	Channel 2 Analog Input
44	42	39	CH3	Channel 3 Analog Input
41	41	41	REFIO	External Reference Input/Internal Reference Output. Place a 0.1µF capacitor from REFIO to AGND.
_	44	42	CH4	Channel 4 Analog Input
_	47	44	CH5	Channel 5 Analog Input
_	_	47	CH6	Channel 6 Analog Input
_	_	50	CH7	Channel 7 Analog Input
61	61	61	WR	Active-Low Write Input. Drive \overline{WR} low to write to the ADC. Configuration registers are loaded on the rising edge of \overline{WR} .
62	62	62	CS	Active-Low Chip-Select Input. Drive \overline{CS} low when reading from or writing to the ADC.
63	63	63	RD	Active-Low Read Input. Drive $\overline{\text{RD}}$ low to read from the ADC. Each rising edge of $\overline{\text{RD}}$ advances the channel output on the data bus.
64	64	64	DB13	14-Bit Parallel Data Bus Digital Output Bit 13
31, 34, 47, 50	31, 50	_	I.C.	Internally Connected. Connect to AGND.
_	_	_	EP	Exposed Pad. Internally connected to AGND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

Detailed Description

The MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/ MAX11055/MAX11056 are fast, low-power ADCs that combine 4, 6, or 8 independent ADC channels in a single IC. Each channel includes simultaneously sampling independent T/H circuitry that preserves relative phase information between inputs making the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 ideal for motor control and power monitoring. The MAX11044/MAX11044B/MAX11045/MAX11055/MAX11056 are available with ±5V input ranges that feature ±20mA overrange, fault-tolerant inputs. The MAX11044/MAX11044B/MAX11045B/MAX11045B/MAX11045B/MAX11044/MAX11044B/MAX11045

MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 operate with a single 4.75V to 5.25V supply. A separate 2.7V to 5.25V supply for digital circuitry makes the devices compatible with low-voltage processors.

The MAX11044/MAX11044B/MAX11045/MAX11045B/ MAX11046/MAX11046B and MAX11054/MAX11055/ MAX11056 perform conversions for all channels in parallel by activating independent ADCs. Results are available through a high-speed, 20MHz, parallel data bus after a conversion time of 3µs following the end of a sample. The data bus is bidirectional and allows for easy programming of the configuration register. The MAX11044/MAX11044B/MAX11045/MAX11045B/ MAX11046/MAX11046B and MAX11054/MAX11055/ MAX11056 feature a reference buffer, which is driven by

an internal bandgap reference circuit (V_{REFIO} = 4.096V). Drive REFIO with an external reference or bypass with 0.1 μ F capacitor to ground when using the internal reference.

Analog InputsTrack and Hold (T/H)

To preserve phase information across all channels, each input includes a dedicated T/H circuitry. The input tracking circuitry provides a 4MHz small-signal bandwidth, enabling the device to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. Use anti-alias filtering to avoid high-frequency signals being aliased into the frequency band of interest.

Input Range and Protection

The full-scale analog input voltage is a product of the reference voltage. For the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056, the full-scale input is bipolar in the range of:

$$\pm (V_{REFIO} \times \frac{5}{4.096})$$

When in external reference mode, drive VREFIO with a 3.0V to 4.25V source, resulting in an input range of ±3.662V to ±5.188V, respectively.

All analog inputs are fault-protected to up to ± 20 mA. The MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 include an input clamping circuit that activates when the input voltage at the analog input is above (VAVDD + 300mV) or below –(VAVDD + 300mV). The clamp circuit remains high impedance while the input signal is within the range of \pm VAVDD and draws little or almost no current. However, when the input signal exceeds \pm VAVDD, the clamps begin to turn on and shunt current to/from the AVDD supply. Consequently, to obtain the highest accuracy, ensure that the input voltage does not exceed \pm (VAVDD + 0.3V).

To make use of the input clamps (see Figure 1), connect a resistor (Rs) between the analog input and the voltage source to limit the voltage at the analog input so that the fault current into the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 does not exceed ±20mA. Note that the voltage at the analog input pin limits to approximately 7V during a fault condition so the following equation can be used to calculate the value of Rs:




Figure 1. Required Setup for Clamp Circuit

$$R_S = \frac{V_{FAULT_MAX} - 7V}{20mA}$$

where $V_{\text{FAULT_MAX}}$ is the maximum voltage that the source produces during a fault condition.

Figures 2 and 3 illustrate the clamp circuit voltage-current characteristics for a source impedance Rs = 1280Ω . While the input voltage is within the $\pm(V_{AVDD} + 300\text{mV})$ range, no current flows in the input clamps. Once the input voltage goes beyond this voltage range, the clamps turn on and limit the voltage at the input pin.

Applications Information

Digital Interface

The bidirectional, parallel, digital interface, CR0–CR3, sets the 4-bit configuration register. This interface configures the following control signals: chip select (\overline{CS}) , read (\overline{RD}) , write (\overline{WR}) , end of conversion (\overline{EOC}) , and convert start (CONVST). Figures 6 and 7 and the Timing Characteristics in the *Electrical Characteristics* table show the operation of the interface.

DB0–DB15/DB13 output the 16-/14-bit conversion result. All bits are high impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.

CR3 (Int/Ext Reference)

CR3 selects the internal or external reference. The \overrightarrow{POR} default = 0.

0 = internal reference, REFIO internally driven through a $10k\Omega$ resistor, bypass with 0.1 μ F capacitor to AGND.

1 = external reference, drive REFIO with a high-quality reference.




Figure 2. Input Clamp Characteristics

CR2 (Output Data Format)

CR2 selects the output data format. The POR default = 0. 0 = offset binary.

1 = two's complement.

CR1 (Reserved)

CR1 must be set to 0.

CR0 (CONVST Mode)

CR0 selects the acquisition mode. The \overrightarrow{POR} default = 0.

0 = CONVST controls the acquisition and conversion. Drive CONVST low to start acquisition. The rising edge of CONVST begins the conversion.

1 = acquisition mode starts as soon as the previous conversion is complete. The rising edge of CONVST begins the conversion.

Programming the Configuration Register

To program the configuration register, bring the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ low and apply the required configuration data on CR3–CR0 of the bus and then raise $\overline{\text{WR}}$ once to save changes.

CAUTION: When the configuration register is not being programmed, the host driving CR3–CR0 must relinquish the bus when the conversion results of the ADC are being read!

Table 1. Configuration Register

- 1		ı			
	CR3	CR2	CR1	CR0	
	Int/Ext	Output	Must be set	CONVST	
	Reference	Data Format	to 0	Mode	




Figure 3. Input Clamp Characteristics (Zoom In)

Starting a Conversion

CONVST initiates conversions. The MAX11044/MAX11044B MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 provide two acquisition modes set through the configuration register. Allow a quiet time (tq) of 500ns prior to the start of conversion to avoid any noise interference during readout or write operations from corrupting a sample.

In default mode (CR0 = 0), drive CONVST low to place the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 into acquisition mode. All the input switches are closed and the internal T/H circuits track the respective input voltage. Keep the CONVST signal low for at least 1 μ s (tACQ) to enable proper settling of the sampled voltages. On the rising edge of CONVST, the switches are opened and the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 begin the conversion on all the samples in parallel. \overline{EOC} remains high until the conversion is completed.

In the second mode (CR0 = 1), the MAX11044/ MAX11044B/MAX11045/MAX11045B/MAX11046/ MAX11046B and MAX11054/MAX11055/MAX11056 enter acquisition mode as soon as the previous conversion is completed. CONVST rising edge initiates the next sample and conversion sequence. CONVST needs to be low for at least 20ns to be valid.

Provide adequate time for acquisition and the requisite quiet time in both modes to achieve accurate sampling and maximum performance of the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056.




Figure 4. Programming Configuration-Register Timing Requirements

Reading Conversion Results

The $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are active-low, digital inputs that control the readout through the 16-/14-bit, parallel, 20MHz data bus (D0-D15/D13). After $\overline{\text{EOC}}$ transitions low, read the conversion data by driving $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low. Each low period of $\overline{\text{RD}}$ presents the next channel's result. When $\overline{\text{CS}}$ or $\overline{\text{RD}}$ are high, the data bus is high impedance. $\overline{\text{CS}}$ may be driven high between individual channel readouts or left low during the entire 8-channel readout.

Reference

Internal Reference

The MAX11044/MAX11044B/MAX11045/MAX11045B/ MAX11046/MAX11046B and MAX11054/MAX11055/ MAX11056 feature a precision, low-drift, internal bandgap reference. Bypass REFIO with a 0.1µF capacitor to AGND to reduce noise. The REFIO output voltage may be used as a reference for other circuits. The output impedance of REFIO is $10k\Omega$. Drive only high impedance circuits or buffer externally when using REFIO to drive external circuitry.

External Reference

Set the configuration register to disable the internal reference and drive REFIO with a high-quality external reference. To avoid signal degradation, ensure that the integrated reference noise applied to REFIO is less than $10\mu V$ in the bandwidth of up to 50kHz.




Figure 5. Readout Timing Requirements




Figure 6. Conversion Timing Diagram (CR0 = 0)




Figure 7. Conversion Timing Diagram (CR0 = 1)

MAX11044/MAX11044B/MAX11045/MAX11045B/ MAX11046/MAX11046B/MAX11054/MAX11055/MAX11056 4-/6-/8-Channel. 16-/14-Bit.

4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

Reference Buffer

The MAX11044/MAX11044B/MAX11045/MAX11045B/ MAX11046/MAX11046B and MAX11054/MAX11055/ MAX11056 have a built-in reference buffer to provide a low-impedance reference source to the SAR converters. This buffer is used in both internal and external reference mode. The reference buffer output feeds five RDC pins. The RDC pins should be all connected

 $V_{LSB} = (10/4.096) \times (V_{REF}/65,536)$ FULL-SCALE 7FFF = 32,767 x V_{I SB} TRANSITION 7FFF -32,768 x V_{I SP} **DUTPUT CODE (hex)** 0001 + 32,768 \overline{V}_{LSB} 0000 FFFF FFFE 8001 8000 -FS A +32.766.5 x Vi SR INPUT VOLTAGE (LSB)

Figure 8. Two's Complement Transfer Function for 16-Bit Devices




Figure 8b. Two's Complement Transfer Function for 14-Bit Devices

together on the PCB. The reference buffer is externally compensated and requires at least 10µF on the RDC node. For best performance, provide a total of at least 80µF on the RDC outputs.

Transfer Functions

Figures 8 and 9 show the transfer functions for all the formats and devices. Code transitions occur halfway between successive-integer LSB values.




Figure 9. Offset-Binary Transfer Function for 16-Bit Devices




Figure 9b. Offset-Binary Transfer Function for 14-Bit Devices




Figure 10. Power-Grid Protection




Figure 11. DSP Motor Control

Layout, Grounding, and Bypassing

For best performance use PCBs with ground planes. Ensure that digital and analog signal lines are separated from each other. Do not run analog and digital lines parallel to one another (especially clock lines), and avoid running digital lines underneath the ADC package. A single solid GND plane configuration with digital signals routed from one direction and analog signals from the other provides the best performance. Connect DGND, AGND, and AGNDS pins on the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 to this ground plane. Keep the ground return to the power supply for this ground low impedance and as short as possible for noise-free operation.

To achieve the highest performance, connect all the RDC pins (22, 28, 35, 43, 49 for the TQFN package, or pins 27, 33, 40, 48, 54 for the TQFP package) to a local RDC plane on the PCB. In addition, on the TQFP package, the RDC_SENSE pins 26 and 55 should be directly connected to this RDC plane as well. Bypass the RDC outputs with a total of at least 80µF of capacitance. If two capacitors are used, place each as close as possible to pins 22 and 49 (TQFN) or pins 27 and 54 (TQFP). If four capacitors are used, place each as close as possible to pins 22, 28, 43, and 49 (TQFN) or pins 27, 33, 48, and 54 (TQFP). For example, two 47µF, 10V X5R capacitors in 1210 case size can be placed as close as possible to pins 22 and 49 (TQFN package) will provide excellent performance. Alternatively, four 22µF, 10V X5R capacitors in 1210 case size placed as close as possible to pins 22, 28, 43, and 49 (TQFN package) will also provide good performance. Ensure that each capacitor is connected directly into the AGND plane with an independent via.

If Y5U or Z5U ceramics are used, be aware of the high-voltage coefficient these capacitors exhibit and select higher voltage rating capacitors to ensure that at least $80\mu F$ of capacitance is on the RDC plane when the plane is driven to 4.096V by the built-in reference buffer. For example, a $22\mu F$ X5R with a 10V rating is approximately $20\mu F$ at 4.096V, whereas, the same capacitor in Y5U ceramic is just $13\mu F$. However, a Y5U $22\mu F$ capacitor with a 25V rating cap is approximately $20\mu F$ at 4.096V.

Bypass AVDD and DVDD to the ground plane with 0.1µF ceramic chip capacitors on each pin as close as possible to the device to minimize parasitic inductance. Add at least one bulk 10µF decoupling capacitor to AVDD and DVDD per PCB. Interconnect all of the AVDD inputs and DVDD inputs using two solid power planes. For best performance, bring the AVDD power plane in on the analog interface side of the

MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056 and the DVDD power plane from the digital interface side of the device.

For acquisition periods near minimum (1µs) use a 1nF COG ceramic chip capacitor between each of the channel inputs to the ground plane as close as possible to the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046/MAX11046B and MAX11054/MAX11055/MAX11056. This capacitor reduces the inductance seen by the sampling circuitry and reduces the voltage transient seen by the input source circuit.

Typical Application Circuits

Power-Grid Protection

Figure 10 shows a typical power-grid protection application.

DSP Motor Control

Figure 11 shows a typical DSP motor control application.

Definitions

Integral Nonlinearity (INL)

INL is the deviation of the values on an actual transfer function from a straight line. For these devices, this straight line is a line drawn between the end points of the transfer function, once offset and gain errors have been nullified.

Differential Nonlinearity (DNL)

DNL is the difference between an actual step width and the ideal value of 1 LSB. For these devices, the DNL of each digital output code is measured and the worst-case value is reported in the *Electrical Characteristics* table. A DNL error specification of greater than -1 LSB guarantees no missing codes and a monotonic transfer function. For example, -0.9 LSB guarantees no missing code while -1.1 LSB results in missing code.

Offset Error

The offset error is defined as the input voltage required to cause the MAX11044/MAX11044B/MAX11045/MAX11045B/MAX11046B/MAX11046B digital output to be centered on code 0x8000 (offset binary) or 0x0000 (two's complement) and the MAX11054/MAX11055/MAX11056 digital output to be centered on code 0x0000 (offset binary) or 0x0000 (two's complement). Ideally, this input voltage should be 0V with respect to AGNDS.

Gain Error

Gain error is defined as the difference between the change in analog input voltage required to produce a top code transition minus a bottom code transition, subtracted from the ideal change in analog input voltage on (10/4.096) x VREF x (65,534/65,536) for 16-bit, or

(10/4.096) x V_{REF} x (16,382/16,384) for 14-bit devices. For the MAX11044/MAX11044B/MAX11045/MAX11045B/ MAX11046/MAX11046B, top code transition is 0x7FFE to 0x7FFF in two's complement mode and 0xFFFE to OxFFFF in offset binary mode. The bottom code transition is 0x8000 and 0x8001 in two's complement mode and 0x0000 and 0x0001 in offset binary mode. For the MAX11054/MAX11055/MAX11056, top code transition is 0x1FFE to 0x1FFF in two's complement mode and 0x3FFE to 0x3FFF in offset binary mode. The bottom code transition is 0x2000 and 0x2001 in two's complement mode and 0x0000 and 0x0001 in offset binary mode. For the MAX11044/MAX11044B/MAX11045/MAX11045B/ MAX11046/MAX11046B and MAX11054/MAX11055/ MAX11056, the analog input voltage to produce these code transitions is measured and the gain error is computed by subtracting (10/4.096) x V_{REF} x (65,534/65,536) or (10/4.096) x V_{REF} x (16,382/16,384), respectively from this measurement.

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization noise error only and results directly from the ADC's resolution (N bits):

$$SNR = (6.02 \times N + 1.76)dB$$

where $N=16/14\,$ bits. In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components not including the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)

SINAD is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals:

$$SINAD(dB) = 10 \times log \left[\frac{Signal_{RMS}}{(Noise + Distortion)_{RMS}} \right]$$

Effective Number of Bits (ENOB)

The ENOB indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the ENOB as follows:

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

Total Harmonic Distortion (THD)

THD is the ratio of the RMS of the first five harmonics of the input signal to the fundamental itself. This is:

THD =
$$20 \times log \left[\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1} \right]$$

where V_1 is the fundamental amplitude and V_2 through V_5 are the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest frequency component.

Aperture Delay

Aperture delay (t_{AD}) is the time delay from the sampling clock edge to the instant when an actual sample is taken

Aperture Jitter

Aperture jitter (t_{AJ}) is the sample-to-sample variation in aperture delay.

Channel-to-Channel Isolation

Channel-to-channel isolation indicates how well each analog input is isolated from the other channels. Channel-to-channel isolation is measured by applying DC to channels 1 to 7, while a -0.4dBFS sine wave at 60Hz is applied to channel 0. A 10ksps FFT is taken for channel 0 and channel 1. Channel-to-channel isolation is expressed in dB as the power ratio of the two 60Hz magnitudes.

Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to an ADC in a manner that ensures that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased 3dB.

Full-Power Bandwidth

A large -0.5dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by 3dB. This point is defined as full-power input bandwidth frequency.


Positive Full-Scale Error

The error in the input voltage that causes the last code transition of FFFE to FFFF (hex) for 16-bit or 3FFE to 3FFF (hex) for 14-bit devices (in default offset binary mode) or 7FFE to 7FFF (hex) for 16-bit or 1FFE to 1FFF (hex) for 14-bit devices (in two's complement mode) from the ideal input voltage of $32,766.5 \times (10/4.096) \times (V_{REF}/65,536)$ for 16-bit or $8190.5 \times (10/4.096) \times (V_{REF}/16,384)$ for 14-bit devices after correction for offset error.


Negative Full-Scale Error

The error in the input voltage that causes the first code transition of 0000 to 0001 (hex) (in default offset binary mode) or 8000 to 8001 (hex) for 16-bit or 2000 to 2001 (hex) for 14-bit devices (in two's complement mode) from the ideal input voltage of -32,767.5 x (10/4.096) x (VREF/65,536) for 16-bit or -8191.5 x (10/4.096) x (VREF/16,384) for 14-bit devices after correction for offset error.

Pin Configurations



Pin Configurations (continued)



__Chip Information

__Ordering Information (continued)

_Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/package. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

	PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
	56 TQFN-EP	T5688+3	<u>21-0135</u>	90-0047
Ī	64 TQFP-EP	C64E+6	21-0084	90-0328

PART	PIN-PACKAGE	CHANNELS	
MAX11046ETN+	56 TQFN-EP*	8	
MAX11046ECB+	64 TQFP-EP*	8	
MAX11046BETN+	56 TQFN-EP*	8	
MAX11046BECB+	64 TQFP-EP*	8	
MAX11054ECB+	64 TQFP-EP*	4	
MAX11055ECB+	64 TQFP-EP*	6	
MAX11056ECB+	64 TQFP-EP*	8	

Note: All devices are specified over the -40°C to +85°C operating temperature range.

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

^{*}EP = Exposed pad.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/09	Initial release	_
1	3/10	Added TQFP package to data sheet	1, 2, 8, 9, 19
2	5/10	Added 14-bit MAX11054/MAX11055/MAX11056	1–4, 7, 9–26
3	9/10	Style edits, specified part numbers in <i>Typical Operating Characteristics</i> , corrected pin names, clarified layout	1, 3–8, 13–18, 22
4	10/10	Released the TQFP versions of MAX11044, MAX11045, and MAX11046. Revised the <i>Electrical Characteristics</i> , <i>Typical Operating Characteristics</i> , and the <i>Input Range and Protection</i> section.	1–8, 15
5	1/11	Released MAX11054, MAX11055, MAX11056. Revised the <i>Electrical Characteristics</i> and Figures 8b and 9b.	1, 2, 4, 20
6	5/13	Revised the Electrical Characteristics, Typical Operating Characteristics, and the Ordering Information and Features.	1–5, 8



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.