MODEL CHECKING OF SIMULINK MODELS

A PROJECT REPORT

submitted by

JICSAH SAJU

IDK15CSCG10

to

the APJ Abdul Kalam Technological University

in partial fulfillment of the requirements for the award of the Degree

of

Master of Technology

In

Computer Science and Systems Engineering



Department of Computer Science and Engineering

Government Engineering College

Idukki

MAY 2017

DECLARATION

I undersigned hereby declare that the project report "Model Checking Of Simulink Models", submitted for partial fulfillment of the requirements for the award of degree of Master of Technology of the APJ Abdul Kalam Technological University, Kerala is a bonafide work done by me under supervision of Dr. Sumesh Divakaran and Prof. Sujit Kumar Chakrabarti. This submission represents my ideas in my own words and where ideas or words of others have been included, I have adequately and accurately cited and referenced the original sources. I also declare that I have adhered to ethics of academic honesty and integrity and have not misrepresented or fabricated any data or idea or fact or source in my submission. I understand that any violation of the above will be a cause for disciplinary action by the institute and / or the University and can also evoke penal action from the sources which have thus not been properly cited or from whom proper permission has not been obtained. This report has not been previously formed the basis for the award of any degree, diploma or similar title of any other University.

Idukki

12-05-2017 Jicsah Saju

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING GOVERNMENT ENGINEERING COLLEGE, IDUKKI



CERTIFICATE

This is to certify that the report entitled 'Model Checking Of Simulink Models' submitted by 'Jicsah Saju' to the APJ Abdul Kalam Technological University in partial fulfillment of the requirements for the award of the Degree of Master of Technology in Computer Science and Engineering with specialization in Computer Science and Systems Engineering is a bonafide record of the project work carried out by her under our guidance and supervision. This report in any form has not been submitted to any other University or Institute for any purpose.

Internal Supervisor

External Supervisor

PG Coordinator

HEAD OF THE DEPT

ACKNOWLEDGEMENT

First and foremost I praise and thank GOD, the foundation of all wisdom from the depth of my heart for being the unfailing source of strength. Beyond good, there are dozens of individuals, who have helped me. I would like to add a few heartfelt that to these people who were a part of my report in numerous ways.

Next, I thank **Dr.** Vijayan **P**, Principal and **Dr.** Sumesh Divakaran, Head of the Department of Computer Science and Engineering at Government Engineering College, Idukki, for providing new dimensions to my Engineering course.

I am deeply indebted to Internal Supervisor **Dr. Sumesh Divakaran**, for his careful attention and support to my work. I would like to express my deepest appreciation to my advisor for helping me to overcome several constraints.

I deeply indebted to External Supervisor **Prof. Sujit Kumar Chakrabarti**, Assistant Professor at IIIT Bangalore, for his continuous support and inspiration.

I thank to PG coordinator **Dr. Madhu K P**, Assistant Professor, for his support in my work.

I also thank Project Coordinator Mr. Philumon Joseph, Assistant Professor, for his support and supervision on the success of my work.

I expand my special thanks to all my friends for their enthusiastic encouragement and full support. More than anybody else, I am grateful to my parents for their encouragement, support, and blessing.

ABSTRACT

Simulink is a graphical programming environment developed for modeling, simulating

and analyzing multi-disk dynamic systems. Designers refer only to the graphical out-

put for both the verification and validation (or simulation) of Simulink models. Model

checking automatically verifies the correctness rules or properties of finite-state systems.

Model checking methods have been developed for checking models for both hardware

as well as software designs, such that the specification can be given in temporal logic

formulas such as CTL and LTL formula. The basis of the work is to develop Simulink

models and translating the models into a model checking tool, named NuSMV. Model

Checker proves the properties of the models to check whether the system meets its re-

quired specifications.

Keywords

NuSMV, Temporal Logic, Model Checker

ii

TABLE OF CONTENTS

C	onten	ts	P	age No.
ΑŒ	CKNC)WLED	GEMENT	i
Al	BSTR	ACT		ii
LI	ST O	F FIGU l	RES	vii
Al	BBRE	VIATIO	ONS	viii
1	INT	RODUC	CTION	1
	1.1	GENE	RAL BACKGROUND	. 1
		1.1.1	Property Proving in Simulink	. 2
		1.1.2	Formal Methods	. 3
		1.1.3	Temporal Logic and Model Checking	. 4
		1.1.4	NuSMV	. 6
	1.2	OBJE	CTIVE	. 8
	1.3	SCOP	Е	. 8
	1.4	SCHE	ME OF PROJECT WORK	. 8
	1.5	REPO	RT ORGANIZATION	. 9
2	LITI	ERATU	RE REVIEW	10
3	MO	DELLIN	NG IN SIMULINK	13
	3 1	MODI	EL EXAMPLE: THE ELEVATOR MODEL	13

4	TES	TING	35
	4.1	TEST CASES	35
		4.1.1 Modularity	47
5	MO	DEL CHEKING ELEVATOR MODEL	48
	5.1	TRANSLATION INTO NuSMV	48
	5.2	MODEL CHECKING USING NuSMV	56
6	RES	ULT	73
7	CON	NCLUSION AND FUTURE WORK	77
	7.1	CONCLUSION	77
	7.2	FUTURE WORK	77
RE	REFERENCES		78
ΑF	PEN	DIX	79
A	SAM	MPLE CODES	79

LIST OF FIGURES

No.	Title	Page 1	No.
3.1	The elevator model		14
3.2	The plant model of elevator		14
3.3	How calculating position of elevator model		15
3.4	The positionid of elevator model		16
3.5	The subsystem model of positionid		16
3.6	The subsystem1 model of positionid		17
3.7	The subsystem2 model of positionid		17
3.8	The subsystem3 model of positionid		18
3.9	The subsystem4 model of positionid		18
3.10	The live request from elevator model		19
3.11	The different testcases for elevator model		19
3.12	The controller of elevator model		20
3.13	The subsystem model from controller		21
3.14	Updating request status subsystem from controller		22
3.15	Subsystem of updating request status		22
3.16	Subsystem1 of updating request status		23
3.17	Subsystem2 of updating request status		23
3.18	Subsystem3 of updating request status		24
3.19	Subsystem4 of updating request status		24
3.20	The floor arrival		25

3.21	The timer	25
3.22	Toggle in timer	26
3.23	The direction	26
3.24	The computing current floor value	27
3.25	The liverequest(T/F) $\dots \dots \dots \dots \dots \dots \dots$	28
3.26	The subsystem from liverequest(T/F) $\ldots \ldots \ldots \ldots$	28
3.27	The subsystem1 from liverequest(T/F) $\ldots \ldots \ldots \ldots$	29
3.28	The subsystem2 from liverequest(T/F)	29
3.29	The subsystem3 from liverequest(T/F)	30
3.30	The subsystem4 from liverequest(T/F)	30
3.31	The requested floor	31
3.32	The subsystem from requested floor	31
3.33	The subsystem1 from requested floor	32
3.34	The subsystem2 from requested floor	32
3.35	The subsystem3 from requested floor	33
3.36	The subsystem4 from requested floor	33
3.37	The next direction	34
4.1	The testcase1	36
4.2	Scope1	36
4.3	The testcase2	37
4.4	Scope2	37
4.5	The testcase3	38
4.6	Scope3	38
4.7	The testcase4	39
48	Scone4	39

4.9	The testcases	40
4.10	Scope5	40
4.11	The testcase6	41
4.12	Scope6	41
4.13	The testcase7	42
4.14	Scope7	42
4.15	The testcase8	43
4.16	Scope8	43
4.17	The testcase9	44
4.18	Scope9	44
4.19	The testcase10	45
4.20	Scope10	45
4.21	The testcase11	46
4.22	Scope11	46
5.1	Relational operator	49
5.2	Logical operator	49
5.3	Cascading block	51
5.4	Multiport switch	52
5.5	Delay	53
5.6	Counter	55
<i>5</i> 7	Cook accordance	<i>5</i> (

ABBREVIATIONS

NuSMV New Symbolic Model Verifier

LTL Linear Temporal Logic

CTL Computational Tree Logic

SPIN Simple Promela Interpreter

G Globally

F Future

X Next

U Untill

A All

SMV Symbolic Model Verifier

BDD Binary Decision Diagram

OBDD Ordered Binary Decision Diagram

FSM Finite State Machine

SLDV Simulink Design Verifier

HTML Hypertext Markup Language

MPS Multiport Switch

EMC Extended Model Checker

CNF Conjunctive Normal Form

DNF Destructive Normal Form

CHAPTER 1 INTRODUCTION

1.1 GENERAL BACKGROUND

Simulink is a tool developed by MathWorks. It is a block diagram environment widely used to solve real-world applications in many industries. It is used for analyzing multidomain simulation and for Model-Based Design of dynamic systems and embedded systems. It can also be used to design, simulate, implement and test communications, controls, signal processing and other time-varying systems. It is customized with block libraries and provides solvers for modeling and simulating dynamic systems. Also provides the simulation environment for analysis, refinement, and validation. Designing a system in Simulink model uses a set of blocks that may be interconnected by lines and these lines are used to represent the connections of block inputs to block outputs [5]. Each block represents the dynamic system that produces an output either continuously by using continuous blocks or at specific points in time by using discrete blocks. Interconnected blocks are used to build sub-systems which in turn are put together to form a system model.

Simulink is integrated within MATLAB. To construct Simulink models, first launch library browser of Simulink from MATLAB section. Simulink contains a large set of libraries (having several blocks), that are used for creating models. Creating a new model can be performed by simply dragging the blocks that is needed to be designed the model into the model window. After adding blocks, connect them by using lines. Every block has angle brackets, by using this angle brackets, connect the blocks from input to output. Simulink blocks have attributes, which can be set according to the model.

Renaming a block is possible by clicking the block label and edit it. It is possible to label signals by double-clicking the signal line and enter the text. To use MATLAB variables as Simulink block parameters, variables must be defined in MATLAB work-space. Save the model with the \cdot slx file. Model configuration parameters have several factors that affect the simulation. Description of each block and its parameters are provided within the blocks itself.

Some specific features of Simulink are: Code reuse is not exactly as in normal programming languages.

1.1.1 Property Proving in Simulink

A property is a requirement for the model to check whether the given specification satisfies or not. Property proving analysis needs to specify a functional requirement or a property that the model wants to prove. Simulink Design Verifier(SLDV)[6] uses formal methods for identifying hidden design errors such as dead logic, integers or fixed point data overflow, assertion violation and division by zero errors in models without extensive simulation runs. If any search completes without finding any path that violates the required specification, then the property is proven. Otherwise, if it finds any path that violates, then the output is falsified with some counter-examples.

Steps for proving properties in a model are following:[5]

- Construct the Simulink Model: use blocks in Simulink library browser and connect them according to our design
- 2. Verify that our model is Compatible with SLDV: Compatibility checks result shows that the designed model is Compatible or Incompatible with the software

- 3. Add Proof Objective block to the model to prepare for its proof
- 4. Configure SLDV to prove properties
- 5. Prove properties to the designed model
- 6. Review analysis result: When the analysis completes, the log window displays the following options for reviewing the results:
 - (a) Highlight the analysis results on the model
 - (b) Generate a detailed HTML analysis report
 - (c) Create a harness model
- 7. Add Proof Assumptions to specify analysis constraints
- 8. Prove a property of the customized model and interpret the results

1.1.2 Formal Methods

Formal methods are system design techniques comprises formal specification to specify the desired properties of the system using mathematical models to build both software as well as hardware systems. The syntax and semantics of formal specification language are formally defined. The syntax is used for specification representation; semantics, uses objects to describes the system; and a set of relations, uses rules to indicate the objects for satisfying the specification. Formal methods use mathematical proof to ensure correct behavior of the system by system testing.

The formal method contains two approaches, property based and model-based. The property specification describes the operations that are performed on the system. The model-based specification comprises the tools of set theory, function theory, and logic to develop an abstract model of the system. It also specifies the operations on an abstract

model. It describes, set of states of the system and the legal operations performed on the system. This indicates, how these legal operations change the current state.

By the use of formal verification schemes, formal methods differ from other design systems. Traditional system design uses extensive testing for verification, but testing is capable only for finite conclusions. Dijkstra and others have demonstrated such that the test cases can only show the situations where a system won't fail, but not able to say anything about the behavior of the system outside of the testing scenarios. In contrast, once a theorem is proven as true, it remains true.

Formal verification does not solve the needs for testing. Formal verification cannot fix bad assumptions in any designs, but it helps to identify errors in reasoning. While formal systems are attractive in theoretical basis, but practical implementations are wanting. It provides a compromise between the necessities of engineering and the goals of the formal design, it also provides a good compromise and is the most important route for future research.

1.1.3 Temporal Logic and Model Checking

Given a model of a system, it automatically checks whether this model meets a given specification, these refer to model checking. In most cases, hardware or software systems, whereas the specification may contain safety requirements such as the absence of deadlocks and similar critical states that can cause the system to crash. Model checking is a technique used for automatic verification of correctness properties of finite-state systems. Model checking is most commonly applied to hardware designs. And because of undecidability, the approach cannot be fully algorithmic for software's; usually, it may fail to prove or disprove a given property.

Instead of equivalence checking, property checking is used for verification when two descriptions are not functionally equivalent. During refinement, the specification is complemented because this is unnecessary in the higher level specification. It is not even possible to verify the newly introduced properties against the original specification. So, the strict bi-directional equivalence check is relaxed to one-way property checking. The implementation or design of a model is related to the circuit whereas the specifications are properties.

The structure is typically given as a source code description in an industrial hardware description language or a special-purpose language. Such a program corresponds to a finite state machine (FSM), is defined as a directed graph consisting of nodes (or vertices) and edges. A set of atomic propositions is associated with each node, stating which memory elements are one. States of a system are represented as nodes, the edges which represent possible transitions which may alter the state, and the atomic propositions represent for basic properties that hold at a point of execution.

Model checking methods have been developed for checking the models of both hardware as well as software designs where the specification is given by a temporal logic formula. For instance, whenever a request is made, access to a resource is eventually granted, but it may never granted to two requests simultaneously. Such a statement can be expressed in a temporal logic. Temporal logic contains two kinds of operators: logical operators and modal operators. Logical operators are usual truth-functional operators (\neg , \lor , \land , \rightarrow). The modal operators are used in Linear Temporal Logic and Computation Tree Logic are defined as follows:

- 1. Next (N ϕ): ϕ has to hold at the next state. (X is used synonymously)
- 2. Future (F ϕ): ϕ eventually has to hold (somewhere on the subsequent path)

- 3. Globally (G ϕ): ϕ has to hold on the entire subsequent path
- 4. Until $(\phi \bigcup \psi)$: ϕ has to hold until ψ holds at the current or a future position. At that position ϕ does not have to hold any more
- 5. All $(A \phi)$: ϕ has to hold on all paths starting from the current state
- 6. Exists (E ϕ): there exists at least one path starting from the current state where ϕ holds

Different Model Checking tools are available, they are defined as follows:

- NuSMV: [10]An extension of SMV, symbolic Model Verifier. It supports the analysis of specifications expressed in both CTL and LTL. NuSMV, a joint project between ITC-IRST (Istituto Trentino di Cultura in Trento, Italy).
- 2. SPIN: [9]Simple Promela Interpreter, a tool for verifying the correctness of distributed software models in a rigorous and an automated fashion. It was written by Gerard J. Holzmann and others in the original Unix group of the Computing Sciences Research Center at Bell Labs in 1980.

1.1.4 **NuSMV**

NuSMV is a reimplementation and extension of SMV symbolic model checker [4]. It is known as the first model checking tool based on Binary Decision Diagrams (BDDs). The tool is an open architecture for model checking. It may focus on reliable verification of industrially sized designs. It can be used as verification as well as research tools for formal verification methods. NuSMV2 is the version 2 of NuSMV, receives all the functionalities of NuSMV. It is combined with BDD-based model checking with

SAT-based model checking[4]. NuSMV supports the specifications expressed in both Linear Temporal Logic(LTL) as well as Computational Tree Logic(CTL). NuSMV can be broken down into modules and these modules can be reused conveniently.

 To bring the interactive mode of NuSMV, use the following command: system_prompt> NuSMV -int <RET> NuSMV> go

2. NuSMV tries to read and execute commands from an initialization file if such a file exists and is readable. If [7] no such file exists, usually user's home directory and current directory will be checked. Commands in the initialization file are executed consecutively. When initialization phase is completed the NuSMV shell is displayed and the system is now ready to execute user commands. A NuSMV command usually consists of a command name and arguments to the invoked command. NuSMV read and execute commands as:

NuSMV> read model -i name of model

3. For getting the initial states:

- 4. For Simulating:(transitions says that simulate the transition for n different steps)

 NuSMV>simulate -i -k n
- For printing reachable states(says number of states and description of states)
 NuSMV> print_reachable_states -v
- 6. Checking for LTL specification or CTL specification:

NuSMV>check_ctlspec -p "F(specification)"

1.2 OBJECTIVE

To demonstrate static verification of Siumulink models using NuSMV. Simulink models are easy to build in C or C++. It can also convert to XML format. In this project, the Simulink model is converted to a model checking tool called NuSMV. The NuSMV conversion is easy to represent by converting each Simulink blocks separately as different modules and finally combine all the modules together in a single file.

1.3 SCOPE

The property proving in Simulink design verifier is not much efficient. So proving the properties of a Simulink model using model checking. The NuSMV is the model checking tool used for proving these properties.

1.4 SCHEME OF PROJECT WORK

Development of an industrial strength case study in Simulink, Simulink is a tool in Mathworks. A model is created with the help of the blocks in Simulink library. Represent the created model into a model checking tool called NuSMV(New Symbolic Model Verifier). Prove different properties of the model using different model checking methods ie, LTL(Linear Temporal Logic) and CTL(Computational Tree Logic).

1.5 REPORT ORGANIZATION

The project is organized into seven chapters including the introduction. The second chapter gives the literature review made as the key findings and support to the work, while technical perspectives are related to the Simulink and model checking. The Elevator model in Simulink for converting it into a model checking tool is given in the third chapter. Different test cases of the elevator model in Simulink are provided in the fourth chapter. Translation of Simulink model to NuSMV model checking tool are described in the fifth chapter. The model checking outputs of the Elevator model are presented in the sixth chapter. Finally, the conclusion with future research is discussed in chapter seven.

CHAPTER 2 LITERATURE REVIEW

Meenakshi B et al. [1] present a tool that automatically translates Simulink models into a suitable model checker, named NuSMV. NuSMV is an open source verification tool and supports fully an automatic technique. Also, it is well-known to handle systems with large state space size. Symbolic model checker, NuSMV is based on Binary Decision Diagrams(BDDs). Specifications can be given either in CTL as well as LTL formulas. Model checking algorithms in NuSMV are used for checking whether the system meets its specification for verifying hardware designs. This paper mainly focused on translating the Simulink model of an avionics triplex sensor voter. The voter takes input from three sensors and produces a single genuine sensor output. NuSMV input language is designed for the specification of system models as finite state machines. According to get the complete system description, modules can be composed either synchronously or asynchronously. The translator algorithm of the Simulink model takes the MDL file format as NuSMV code. Translation retains the structure i.e, the hierarchy of the blocks, their names and interconnections of the input Simulink model. While running the translation algorithm, the system engineer has the option of bounding the ranges of all variables that occur in the model. If no ranges are specified, the translator assumes maximum range. Simulink models have both discrete and continuous blocks. But the scope of the discrete blocks of Simulink are restricted. One sample time in the Simulink model is equivalent to one execution step in the NuSMV. In order to debug the model, a reverse translation routine that takes NuSMV as input and translates it back into a textual notation that a Simulink designer can understand.

The research work by Clarke et al. [2] says that the Concurrent Program Verification was an important problem that needed to be solved. Finding concurrency errors are not easy to detect by program testing since they are hard to reproduce. This paper says that the Model checking is used for checking whether the structure M was a model for the formula f, such that M is the Kripke structure and f is the temporal formula. Petri Net Tools, Bochmann and Protocol Verification, Holzmann and Protocol Verification are some Verification Tools Before 1981. The EMC was the first Model Checker to implement fairness constraints. Fairness Constraints are formulas that must hold infinitely often on each fair path. Extended Model Checker algorithm was able to solve the Emptiness Problem for Non-deterministic Buchi Automata in time linear in the size of the automaton. EMC did not give counterexamples for universal CTL properties. In symbolic model checking, transition relations were represented explicitly by adjacency lists. The new symbolic representation was based on ordered binary decision diagrams. OBDDs provide a canonical form for boolean formulas that is more compactable than CNF or DNF. The Model Checker extracts a transition system represented as an OBDD from a program in the SMV language and uses an OBDD-based search algorithm to determine whether the system satisfies its specification. If the transition system does not meet its requirement, the verifier will create an execution trace that shows why the requirement is falsified. Using SMV it is easy to find several previously undetected errors and potential errors in the design. Verifying software may cause some problems for Model Checking because software tends to be less structured than hardware. Concurrent software is usually asynchronous, so the state explosion phenomenon is a serious problem. Model Checking has been used for hardware verification than software verification. The most successful method for dealing with asynchronous systems are based on the partial order reduction. Some basic techniques needed when symbolic methods and the partial order reduction don't work are Compositional Reasoning, Abstraction,

Symmetry Reduction, Induction and Parameterized Verification.

Kenneth et.al [3] use different techniques to reduce the state explosion problem by using a method called symbolic model checking(SMV). SMV can automatically verify programs with respect to temporal logic formulas with symbolic model checking technique. Simulation is the best tool for finding errors before the invention. Engineers using simulation are faced with two problems. The first is creating a set of input patterns that are enough to expose any incorrect way of the system. Second is to discover the correct output of the system. A formal verification framework has three basic components, a mathematical model of the system to be verified, a formal language to estimate the correctness problem and a procedure for proving the statement of correctness. The practical application of temporal logic in hardware verification is known as model checking. The symbolic model checking method is developed for state space search using OBDD. SMV system allows the automatic verification of programs that are specialized in a language for the finite state system. Induction method is applied for different process models with simple algebraic properties. Verification using occurrence nets is another technique used to prove an asynchronous distributed mutual exclusion circuit is hazard free.

CHAPTER 3 MODELLING IN SIMULINK

3.1 MODEL EXAMPLE: THE ELEVATOR MODEL

A simple elevator model with some basic properties. The model has a controller and plant, such that the inputs to the controller are coming from the plant and the output of the controller are given to the plant. Knowing the simple logic of elevator is easy to build the Simulink model of the elevator. Here, this elevator model is built for four floors. At a time the elevator can be in one of the floors. While moving it does not consider that elevator is in any of the floors. 3.1 says that the request is coming from the plant model and the controller has got the request and accordingly it works. Finally, the controller gives the output such that it will decide to move upwards or downwards or it will be in a stop mode. The output can see with scope block in Simulink for 150 as simulation stop time.

The plant model 3.2 contains three subsystems. Calculating position subsystem 3.3 contains controller output, based on this it will calculate the current floor where the elevator is. The positionId 3.4 says each floor of the elevator. 3.5 says the way to find the current position of the floor where the elevator is. LiveRequest 3.10 subsystem contains the live request to which the elevator should move next.

On receiving out = UP, the model starts incrementing the position, on receiving out = DOWN, the position is decremented. Depending on the value of the position one of the five P i lines is made high. Request(RI)are randomly generated to simulate passenger arrivals. Passenger arrival rates are external to the system.




Figure 3.1: The elevator model




Figure 3.2: The plant model of elevator

The position of the elevator is calculated from controller output that is compared(relational operator block) with the direction to which it moves 3.3. The output is then multiplied by the integer either 1 or -1, then finally capturing the current position value with 'sum' block in Simulink.




Figure 3.3: How calculating position of elevator model

PositionId subsystem will compare the position value with each floor(Pi)value, so that plant model tells the Pi value. This Pi value is then finally given to the controller as inputs 3.4.

The PositionId subsystem contains the five different subsystems to find the P i value by comparing the position with 10i, where i = 0,1,2,3 and 4 in 3.4. Constant value 10 indicates that it will take 10 second time for the movement of the elevator from one floor to the next floor.

Each subsystem in 3.4 is shown below figures such as 3.5 (Subsystem for P 4, comparing fourth floor with 40) , 3.6 (Subsystem1 for P 3 , comparing third floor with 30) , 3.7 (Subsystem2 for P 2 , comparing second floor with 20) , 3.8 (Subsystem3 for P 1, comparing first floor with 10), 3.9 (Subsystem4 for P 0 , comparing ground floor with 0) .




Figure 3.4: The positionid of elevator model

3.5 comparing the constant value of fourth floor value with the position value, if they are equal then it should give PositionId as the p4 = TRUE.




Figure 3.5: The subsystem model of positionid

3.6 comparing the constant value of third floor value with the position value, if they are equal then it should give PositionId as the p3 = TRUE.




Figure 3.6: The subsystem1 model of positionid

3.7 comparing the constant value of second floor value with the position value, if they are equal then it should give PositionId as the p2 = TRUE.




Figure 3.7: The subsystem2 model of positionid

3.8 comparing the constant value of first floor value with the position value, if they are equal then it should give PositionId as the p1 = TRUE.




Figure 3.8: The subsystem3 model of positionid

3.9 comparing the constant value of ground floor value with the position value, if they are equal then it should give PositionId as the p0 = TRUE.




Figure 3.9: The subsystem4 model of positionid

The Live Request subsystem contains the subsystem of different test cases. Each test case is the origin of the request 3.10. The request origin is from the plant model of the elevator and this is given to the controller as input. Each test cases are explained in the next chapter.




Figure 3.10: The live request from elevator model

The 3.11 contains different test cases such that how different requests has been generated and how it is served as per the given requests.




Figure 3.11: The different testcases for elevator model

The controller of Elevator model checks if the system arrives in any of the floors if so the timer goes high at some point in time. Then it will go and check the direction of elevator model to make the next movement. The direction subsystem will decide the next movement(UP, DOWN or STOP) of the elevator 3.12.




Figure 3.12: The controller of elevator model

The subsystem of controller contains the Live Request and Pi values from the plant. The delay block will delay for one-time step and that delayed output is combined(AND) with pi values respectively. Finally taking the OR of each 3.20, according to the floor values. The output of the subsystem is given to the input for direction subsystem in controller 3.13. This subsystem block is to find whether there is any live request from any of one of the floor 3.14.

Updating Request Status finds the live request from the request and pi values. It contains five different subsystems for each of the floor and requests from the plant. So first it will AND the NOT of each pi values with the request from plant if any. If so, the Multiport switch takes the TRUE value and again AND the output of MPS with NOT of each pi values. Finally, this subsystem should say whether if there is any live request or not.




Figure 3.13: The subsystem model from controller

Each subsystem in 3.14 is shown below figures such as 3.15 (Subsystem for checking whether their is any live request from fourth floor), 3.16 (Subsystem1 for checking whether there is any live request from third floor), 3.17 (Subsystem2 for checking whether their is any live request from second floor), 3.18 (Subsystem3 for checking whether their is any live request from first floor), 3.19 (Subsystem4 for checking whether there is any live request from ground floor).




Figure 3.14: Updating request status subsystem from controller

3.15 will AND the NOT of p4 value with the request from plant. Next the Multiport switch takes the TRUE value based on it's control port. Finally, it will AND the output of MPS with NOT of p4. So it should calculates whether the request is from the fourth floor.




Figure 3.15: Subsystem of updating request status

3.16 will AND the NOT of p3 value with the request from plant. Next the Multiport switch takes the TRUE value based on it's control port. Finally, it will AND the output of MPS with NOT of p3. So it should calculate whether the request from the third floor.




Figure 3.16: Subsystem1 of updating request status

3.17 will AND the NOT of p2 value with the request from plant. Next the Multiport switch takes the TRUE value based on it's control port. Finally, it will AND the output of MPS with NOT of p2.So it should calculate whether the request from the second floor.




Figure 3.17: Subsystem2 of updating request status

3.18 will AND the NOT of p1 value with the request from plant. Next the Multiport switch takes the TRUE value based on it's control port. Finally, it will AND the output of MPS with NOT of p1. So it should calculate whether the request from the first floor.




Figure 3.18: Subsystem3 of updating request status

3.19 will AND the NOT of p0 value with the request from plant. Next the Multiport switch takes the TRUE value based on it's control port. Finally, it will AND the output of MPS with NOT of p0. So it should calculate whether the request from ground floor.




Figure 3.19: Subsystem4 of updating request status

If any live request from plant model and if the elevator is in any of the floors then the floor arrival should give a high pulse as output 3.20. Here the floor arrival subsystem will check if there any high pulse from the subsystem of the controller then it will AND the arrived input with delay block in Simulink and then NOT with the delayed input. Finally, it will give the high pulse on different time steps.




Figure 3.20: The floor arrival

Timer output is true if and only if the value is between the floor arrival time and constant 'n' added to the floor arrival time. Otherwise, the floor arrival value is false. Instead of getting the true value for timer, toggle the timer value as shown in 3.22.




Figure 3.21: The timer

Figure 3.22 says that if the 'ToggleIn' is FALSE, the value will be its previous one, no changes happens. If it is TRUE, then the Timer out will be the NOT of the previous value.




Figure 3.22: Toggle in timer

In Direction Subsystem, 3.23 tells that to which direction the elevator should move next. Based on that it will move either UP, DOWN or STOP. So that, first it calculates whether there is any live request, then calculate the current floor value. After calculating the current floor, current floor value is compared with the live requests. No request is allowed to come from the floor where the elevator is currently. After that, it calculates the floor value to which it moves. Finally, the subsystem tells the floor to which it moves.




Figure 3.23: The direction

In the direction, the first subsystem 3.24 is for computing the current floor value. So that the elevator says the current floor where the elevator is. The Simulink blocks used for computing current floor are constant, inport, product, and sum. Multiply the inport port with the constant value for each of the floor and taking the sum, for computing the current floor value.




Figure 3.24: The computing current floor value

In LiveRequest(T/F) subsystem, 3.25 will calculate from which floor the live request comes, it will first calculate the absolute value (by absolute value block in Simulink) from the current floor value of each floor. If any live request value of any floor is TRUE then it will take the absolute value otherwise a constant value other than absolute value is taken (with multiport switch block) 3.26.

3.26 tells each subsystems of 3.25 contains.




Figure 3.25: The liverequest(T/F)

Each subsystem in 3.25 is shown in below figures such as 3.26 (Subsystem for calculating the request status of fourth floor), 3.27 (Subsystem1 for calculating the request status of third floor), 3.28 (Subsystem2 for calculating the request status of second floor), 3.29 (Subsystem3 for calculating the request status of first floor), 3.30 (Subsystem4 for calculating the request status of ground floor).

3.26 should take the absolute value only if R4out = TRUE. Otherwise the multiport switch gives a constatnt value other than absolute value.




Figure 3.26: The subsystem from liverequest(T/F)

3.27 should take the absolute value only if R3out = TRUE. Otherwise the multiport switch gives a constatnt value other than absolute value.




Figure 3.27: The subsystem1 from liverequest(T/F)

3.28 should take the absolute value only if R2out = TRUE. Otherwise the multiport switch gives a constatnt value other than absolute value.




Figure 3.28: The subsystem2 from liverequest(T/F)

3.29 should take the absolute value only if R1out = TRUE. Otherwise the multiport switch gives a constatnt value other than absolute value.




Figure 3.29: The subsystem3 from liverequest(T/F)

3.30 should take the absolute value only if R0out = TRUE. Otherwise the multiport switch gives a constatnt value other than absolute value.




Figure 3.30: The subsystem4 from liverequest(T/F)

By taking the minimum from 3.31 and then comparing the minimum value with the live request. If they are equal then it gives the value of the floor (from 0 to 4) to which it should move, otherwise it will give a value other than floor value.

Each subsystem of 3.31 checks whether the live request and minimum of each value is true or false and finally, it gives the value of the floor with the help of multiport switch block in Simulink 3.32.

Each subsystem in 3.31 is shown below figures such as 3.32 (Subsystem for calculating the fourth floor value), 3.33 (Subsystem1 for calculating the request status of third floor), 3.34 (Subsystem2 for calculating the second floor value), 3.35 (Subsystem3 for




Figure 3.31: The requested floor

calculating the first floor value), 3.36 (Subsystem4 for calculating the ground floor value).

3.32 should give the current floor value(f4) as the direction to which the next movement occurs. Otherwise it gives a constant value other than the floor value.




Figure 3.32: The subsystem from requested floor

3.33 should give the current floor value(f3) as the direction to which the next movement occurs. Otherwise it gives a constant value other than the floor value.




Figure 3.33: The subsystem1 from requested floor

3.34 should give the current floor value(f2) as the direction to which the next movement occurs. Otherwise it gives a constant value other than the floor value.




Figure 3.34: The subsystem2 from requested floor

3.35 should give the current floor value(f1) as the direction to which the next movement occurs. Otherwise it gives a constant value other than the floor value.




Figure 3.35: The subsystem3 from requested floor

3.36 should give the current floor value(f0) as the direction to which the next movement occurs. Otherwise it gives a constant value other than the floor value.




Figure 3.36: The subsystem4 from requested floor

The Next Direction subsystem 3.37 will checks whether the floor value and the current floor (where the elevator is) are equal or greater than or less than(with relational operator block). If it is true then it takes the product with 0, if it is less than then it takes the product with 1, if it is greater than then it takes the product with -1. The output of sum block is multiplied with the live request and gives the final output such that the elevator moves into the direction according to the live request.




Figure 3.37: The next direction

CHAPTER 4 TESTING

4.1 TEST CASES

Testing is an important aspect in every field. There are several different methods for testing. Testing is mainly used to find the bugs in our model. Main requirements for testing is gathered from both users and also the system. Testing is one of the levels in software development life cycle or can be done module-wise. Software testing comprises with both Validation and Verification.

Testing can be done manually or automatically. Manual testing can be performed without the help of any automated testing tools. In software testing, details regarding different test cases can be reported to the manager. The tester should know whether they are using right test cases. But Automated testing is done with automated testing tools. By using automated testing, we can overcome the limitations of manual testing.

We tested the elevator model against many different test cases. The test cases were designed to exercise various salient aspects of the model.

The first test case is when there is no request from any of the floor 4.1 . The elevator will maintain its previous position.




Figure 4.1: The testcase1

Output of Testcase 1:



Figure 4.2: Scope1

In the Second test case, the request is on the third floor at time 10sec. The elevator should go up from time 10 to 40 then it will be reached on the floor three. As shown in

4.3, the model does indeed show the expected behavior.




Figure 4.3: The testcase2

Output of Testcase 2:




Figure 4.4: Scope2

Third test case says that the Request is from the third floor at time 20 sec and also from the fourth floor at time 30 sec, so that the elevator should go high from time 20 sec to 50 sec and it stops for 10 sec, then it goes high at 60 to 70 after that it becomes stops. As

shown in 4.5, the models serves the request as expected.




Figure 4.5: The testcase3

Output of Testcase 3:



Figure 4.6: Scope3

In the fourth test case, the Request is from the third floor and also from the fourth floor at the same time 20 sec, so that the elevator start moving at time 20 sec to 50 sec, then it stops for 10 sec and then starts moving from 60 to 70 sec. As shown in 4.7, the model serves the request as expected.




Figure 4.7: The testcase4

Output of Testcase 4:



Figure 4.8: Scope4

In fifth test case, the Request is from the second floor at time 10 sec and from third floor at time 40 sec and also from fourth floor at 50sec, so that the elevator star moving at time 10sec and stops at 30 sec and again it should go high at time 40 to 50 and stops, then it again goes from 60 to 70. Rest all time it will be in the stop position. As shown in 4.9, the models serves the request as expected.




Figure 4.9: The testcase5

Output of Testcase 5:




Figure 4.10: Scope5

Next test case, the Request is on the first floor at 20 and second floor at time 10 sec and from the third floor at time 40 sec and also from the fourth floor at 50sec, so that the elevator star moving at time 10sec and stops at 30sec and then move down at 40 to 50sec and then stops at 10sec and again it goes high at time60 to 80 and stops for 10sec and again start going high from 90 to 100sec. As shown in 4.11, the models serves all the

request as expected.




Figure 4.11: The testcase6

Output of Testcase 6:



Figure 4.12: Scope6

This test case says that the Request is from the third floor at time 10sec and another request from the first floor at time 35, so the elevator should go high from time 10 to 40 and stops, then goes low from 50 to 70, after that it should stop. As shown in 4.13, the model serves all the request as expected.




Figure 4.13: The testcase7

Output of Testcase 7:




Figure 4.14: Scope7

This test cases, the Request is from the fourth floor at time 10sec and another request from the second floor at time 20 and final request from ground floor at 40sec, so the elevator should go high from time 10 to 40 and stops, then goes low from 50 to 70, after that it should stop. As shown in 4.15, the model serves the request as expected.




Figure 4.15: The testcase8

Output of Testcase 8:



Figure 4.16: Scope8

In the below test case, the request is from four floors of the building on different time. First request is from the fourth floor at 10, so the elevator starts moving to fourth floor from time 10 to 50 and stops, then at 50 another request from third floor at 52 and move downwards and stops, then at 71 another request from second floor and again move to down and stops, again there is a request from the first floor at 92, so it start moving down

and stops. As shown in 4.17, the model serves all the request as expected.




Figure 4.17: The testcase9

Output of Testcase 9:



Figure 4.18: Scope9

In the tenth test case, the Request is on the first floor at time 10 to 15sec ie, somebody presses the button for a long time, so the elevator should go high from time 10sec to 20 sec. As shown in 4.19, the model serves all the request as expected.




Figure 4.19: The testcase10

Output of Testcase 10:



Figure 4.20: Scope10

In the eleventh test case, The Request is on the first floor at 10 and next request from the second floor at 15 and next from the third floor at 20 and final request from the fourth floor at 30sec. So the elevator starts moving from time 10 to serve the first request and then to the second floor then to the third floor and finally move towards the fourth floor. As shown in 4.21, the model serves all the request as expected.




Figure 4.21: The testcase11

Output of Testcase 11:




Figure 4.22: Scope11

4.1.1 Modularity

Testing a large Simulink models can be done easily by making small modules. ie, In Simulink model there can be many subsystems, each subsystem can test separately. Each subsystem contains different blocks, try to make the large subsystem as small subsystem so that it is easy to find any small bugs in each of the blocks. In this elevator model, there are many blocks with different subsystems. Finding a bug in the whole model is a difficult task. So split each block, so that it is easy to find even a very small bug.

CHAPTER 5 MODEL CHEKING ELEVATOR MODEL

5.1 TRANSLATION INTO NuSMV

Model Checking tool NuSMV is used for the translation of the elevator model in Simulink. First conversion can be done for each individual blocks. Each basic blocks in Simulink are translated into its equivalent NuSMV code separately as MODULES. The NuSMV model that is output by the translator varies with the type of input ports of the Simulink model. In Simulink model, the basic block for addition can add two scalars or two vector inputs, the type matching and conversions take place automatically. But the case with NuSMV is different from Simulink models, the module that adds two scalar inputs and two vector inputs are different. For example, consider the relational operator block in Simulink given in 5.1. Assume that the first input (in1) and the second input (in2)and the operation is checked for are =. Similarly, it is possible to check for \leq , \geq , <, > in the relational operator block. The NuSMV module equivalent to the relational operator Simulink block is given below:

```
MODULE relational_operator

VAR

output : boolean;

in1 : boolean;

in2 : boolean;

ASSIGN

output := in1 = in2;
```

Listing 5.1: Relational Operator




Figure 5.1: Relational operator

Similarly, it is also possible to translate every individual blocks of Simulink model into NuSMV code. The below example figure 5.2 shows the translation of a logical operator block (AND) of Simulink models. Similarly, conversion of OR, NOT, NAND, XOR, NOR, XNOR.

```
MODULE logical_operator

VAR

output : boolean;

in : boolean;

in1 : boolean;

ASSIGN

output := in & in1;
```

Listing 5.2: Logical Operator




Figure 5.2: Logical operator

Cascading block may contain more than one Simulink blocks and each block are connected. This can be translated with the help of more than one MODULES in NuSMV. For example 5.3 shows the first MODULE with relational operator block of Simulink related to 5.1. Next MODULE is the product (i.e,) the output of relational operator is being multiplied with a constant value 1. Final is the main MODULE, from which both the above modules had called.

```
_{1} MODULE r_{op}(p1)
2 VAR
    output : boolean;
         : boolean;
   in1 : boolean;
6 ASSIGN
    output := in = in1;
9 MODULE product(p2)
10 VAR
    out : boolean;
11
   output
            : boolean;
13 ASSIGN
    out := output * 1;
16 MODULE main
17 VAR
rop : r_op(p1);
pdct: product(rop.p2);
```

Listing 5.3: Cascading Block




Figure 5.3: Cascading block

Figure 5.4 shows how the case statement working in NuSMV code. So that, here consider the Multiport Switch block having one control port and rest all are data port and also notice that the data port order is zero based contiguous in signal attributes (i.e,) each data port value is based on the controller part.

```
MODULE mps
2 VAR
    abs
            : 0..1;
            : 0..4;
    output : 0..5;
6 ASSIGN
    init(abs) := 0;
    output := case
      abs
           = 0 : 5;
           = 1 : in;
      abs
10
      esac;
11
```

Listing 5.4: Multiport Switch




Figure 5.4: Multiport switch

Translation of delay block is shown in 5.5. If the initial value of the input to delay block is FALSE then the value of delay block on next time step is the previous input.

Listing 5.5: Delay Block




Figure 5.5: Delay

Module pdt says what is the value of ro1 then it is multiplied with 1 and ro2 is multiplied with -1. Module sum says that it takes the sum of pd1 and pd2 5.6. The counter module performs its counting after every time step. Calling of each module is done in the main module.

```
1 MODULE pdt(m, p)
2 VAR
    pd1 : {0, 1};
    pd2 : \{-1, 0\};
    ro1 : 0..1;
    ro2 : 0..1;
7 ASSIGN
    init(rol) := 0;
    pd1 := case
      ro1 = 1 : 1 * 1;
10
      ro1 = 0 : 0 * 1;
            esac;
12
    pd2 := case
      ro2 = 1 : 1 *-1;
      ro2 = 0 : 0 * -1;
            esac;
18 MODULE sum(n,q)
19 VAR
    pos : -1..1;
```

```
pd1 : {0, 1};
    pd2 : \{-1, 0\};
23 ASSIGN
    pos := pd1 + pd2;
26 MODULE counter(q)
27 VAR
    pos : -1 .. 10;
29 ASSIGN
    init(pos) := -1;
    next(pos) :=
31
32
     case
        pos = 10 : 1;
33
       TRUE : pos + 1;
34
      esac;
35
37 MODULE main
38 VAR
    b : pdt(ro.ro1,ro.ro2);
    c : sum(b.pd1,b.pd2);
    d : counter(c.pos);
```

Listing 5.6: Counter




Figure 5.6: Counter

Figure 5.7 says how two subsystems can be connected. The output of the first subsystem is taken as the input for the second subsystem. Initial input is the input to the first subsystem and final out is the output from the second subsystem.

```
MODULE rop(p1)
2 VAR
    sub1 : boolean;
         : boolean;
    in 1
    in2
        : boolean;
6 ASSIGN
    sub1 := in1 = in2;
9 MODULE and (p2)
10 VAR
    sub1
            : boolean;
    in3
            : boolean;
    sub2
            : boolean;
14 ASSIGN
    sub2 := sub1 \& in3;
17 MODULE main
```

```
18 VAR

19 r : rop(p1);

20 a : and(r.p2);

21 ------
```

Listing 5.7: Subsystems




Figure 5.7: Subsystems

5.2 MODEL CHECKING USING NuSMV

Model checking using NuSMV can be done with the help of temporal logic formulas such as both LTL as well as CTL. With temporal logic formula, the model should say whether it meets the required specification. Plant Model NuSMV code shown below. First property checks whether always one of the floor value is TRUE. Specification given that it is FALSE and gives some counter examples.

```
NuSMV > check_ltlspec -p "G(e.p4 = TRUE)"

2 -- specification G e.p4 = TRUE is false

3 -- as demonstrated by the following execution sequence

4 Trace Description: LTL Counterexample

5 Trace Type: Counterexample

6 -> State: 1.1 <-

7 b.pd1 = 0

8 c.pos = 0

9 c.pd1 = 1
```

```
c.pd2 = -1
10
    d.pos = -1
11
    e.cnt = 30
12
    e.p4 = FALSE
13
    e.p3 = TRUE
-> State: 1.2 <-
    b.pd1 = 1
    b.rol = 1
17
    d.pos = 0
    e.cnt = 40
    e.p4 = TRUE
    e.p3 = FALSE
22 -- Loop starts here
23 -> State: 1.3 <-
    d.pos = 1
25 -> State: 1.4 <-
    d.pos = 2
27 -> State: 1.5 <-
    d.pos = 3
29 -> State: 1.6 <-
    d.pos = 4
31 -> State: 1.7 <-
    d.pos = 5
33 -> State: 1.8 <-
    d.pos = 6
35 -> State: 1.9 <-
    d.pos = 7
37 -> State: 1.10 <-
    d.pos = 8
39 -> State: 1.11 <-
    d.pos = 9
41 -> State: 1.12 <-
```

```
d.pos = 10

d.pos = 1

d.pos = 1

vert d.pos = 10

vert d.pos
```

Listing 5.8: Subsystems

Direction says to which the next movement of the model. Also check whether all the time, the direction is equal to -1. Specification tells that it is FALSE with some counter examples.

```
NuSMV > check_ltlspec -p "G(multt4.dout=2)"
2 -- specification G multt4.dout = 2 is false
3 -- as demonstrated by the following execution sequence
4 Trace Description: LTL Counterexample
5 Trace Type: Counterexample
6 -- Loop starts here
7 -> State: 1.1 <-
    mult4.p4 = 0
   mult3.p3 = 0
   mult2.p2 = 0
   mult1.p1 = 0
   mult0.p0 = 0
   d.out = FALSE
13
   d.input = FALSE
   q.Rout = 0
15
   q.abs = 0
```

```
q.Routt = 5
    multt1.fd = 0
18
    multt2.fd1 = 0
19
    mu1tt3.fd2 = 0
    sm.out = -1
    multt4.sout = -1
    multt4.lout = 0
23
    multt5.dout = -1
    mult4.out = 0
    mult3.out = 0
    s.cfout = 0
    multt1.out = 0
    mu1tt2.out = 0
    multt3.out = 0
30
    sm.sout = -3
31
    multt4.dout = 0
32
    multt5.direction = -1
```

The direction is checking all the possibilities. It checks sometimes in future the direction may go UP or DOWN or STOPS. The last specification tells that it is FALSE with some counter examples because it will not go any other position.

```
1 -> State: 1.2 <-
2 NuSMV > check_ctlspec -p "EF(multt4.dout=1)"
3 -- specification EF multt4.dout = 1 is true
4 NuSMV > check_ctlspec -p "EF(multt4.dout=-1)"
5 -- specification EF multt4.dout = -1 is true
6 NuSMV > check_ctlspec -p "EF(multt4.dout=0)"
7 -- specification EF multt4.dout = 0 is true
8 NuSMV > check_ctlspec -p "EF(multt4.dout = 2)"
9 -- specification EF multt4.dout = 2 is false
```

```
10 -- as demonstrated by the following execution sequence
11 Trace Description: CTL Counterexample
12 Trace Type: Counterexample
-> State: 2.1 <-
    mult4.p4 = 0
    mult3.p3 = 0
    mult2.p2 = 0
    mult1.p1 = 0
17
    mult0.p0 = 0
18
    d.out = FALSE
    d.input = FALSE
20
   m.dfout = 1
21
    m.cfout = 3
22
    m. cfoutt = 3
23
    m.out = 0
24
    p.cf = 3
25
    p.const = 0
26
    p.abs = 3
27
    p.output = 3
28
    q.Rout = 0
29
    q.abs = 0
30
    q.Routt = 5
31
    q2.Rout = 1
32
    q2.rout = 0
33
    q2.RO = 0
    q3.Rout = 0
    q3.constant = 0
    q3.Fout = 5
    f.Fout1 = 3
    f.Fout2 = 3
    f.Fout3 = 3
40
    f.Fout4 = 3
```

```
f.Fout5 = 3
    f.Floor = 3
43
    multt1.fd = 0
44
    multt2.fd1 = 0
    mu1tt3.fd2 = 0
    sm.out = -1
    multt4.sout = -1
    multt4.lout = 0
    multt5.dout = -1
    mult4.out = 0
    mult3.out = 0
52
    mult2.out = 0
53
    mult1.out = 0
    mult0.out = 0
55
    s.cfout = 0
    multt1.out = 0
57
    mu1tt2.out = 0
    multt3.out = 0
59
    sm.sout = -3
60
    multt4.dout = 0
61
    multt5.direction = -1
```

Floor subsystem gives whether their any floor arrives. It Checks whether the floor value is always FALSE, the specification says that it is not TRUE and also gives some counter example.

```
NuSMV > check_ltlspec -p "G(a.fa_out =FALSE)"

2 -- specification G a.fa_out = FALSE is false

3 -- as demonstrated by the following execution sequence

4 Trace Description: LTL Counterexample

5 Trace Type: Counterexample

6 -> State: 1.1 <-
```

```
d.out = FALSE
    d.input = FALSE
    a.out = TRUE
    a.not_out = TRUE
10
    t.fa_out = FALSE
11
    n.not_out = TRUE
    a.fa_out = TRUE
    t.cc = FALSE
15 -- Loop starts here
 -> State: 1.2 <-
    a.not_out = FALSE
    a.fa_out = FALSE
19 -> State: 1.3 <-
20 NuSMV > check_ctlspec -p "EF(a.fa_out = TRUE)"
21 -- specification EF a.fa_out = TRUE is true
```

Timer subsystem checks whether there is any floor arrived, if so, check that always floor value is TRUE, then it says that no and gives some counter examples. Also, checks whether sometimes in future is there the value of the timer is high or TRUE. The specification says that it is correct so that there are no such counter-examples.

```
NuSMV > check_ltlspec -p "G(o.fa_out = TRUE)"

-- specification G o.fa_out = TRUE is false

-- as demonstrated by the following execution sequence

Trace Description: LTL Counterexample

Trace Type: Counterexample

-> State: 1.1 <-

t.Toggle_in = TRUE

t.Toggle_out = TRUE

t.out = FALSE

d.out = FALSE

d.input = FALSE
```

```
o.fa_out = FALSE
   o.output = FALSE
13
    o.Toggle_in = FALSE
15 -- Loop starts here
16 -> State: 1.2 <-
    o.fa_out = TRUE
    o.Toggle_in = TRUE
19 -> State: 1.3 <-
20 NuSMV > check_ltlspec -p "G(o.Toggle_in =TRUE)"
21 -- specification G o. Toggle_in = TRUE is false
22 -- as demonstrated by the following execution sequence
23 Trace Description: LTL Counterexample
24 Trace Type: Counterexample
25 -- Loop starts here
26 -> State: 2.1 <-
    t.Toggle_in = TRUE
    t.Toggle_out = TRUE
   t.out = FALSE
29
   d.out = FALSE
   d.input = FALSE
31
   o.fa_out = TRUE
   o.output = FALSE
    o.Toggle_in = TRUE
35 -> State: 2.2 <-
    o.fa_out = FALSE
    o.Toggle_in = FALSE
38 -- Loop starts here
39 -> State: 2.3 <-
    o.fa_out = TRUE
    o.Toggle_in = TRUE
42 -> State: 2.4 <-
43 NuSMV > check_ctlspec -p "EF(o.Toggle_in =TRUE)"
```

```
44 -- specification EF o. Toggle_in = TRUE is true
```

The controller checks whether the elevator always moves upwards or down-words or in its stop position. The specification says FALSE with counter examples. Also check sometimes in future whether it moves in all directions(UP, DOWN and STOP), these specification says TRUE.

```
NuSMV > check_ltlspec -p "G(multt5.direction=-1)"
_2 -- specification G multt5.direction = -1 is false
3 -- as demonstrated by the following execution sequence
4 Trace Description: LTL Counterexample
5 Trace Type: Counterexample
6 -> State: 1.1 <-
    sub4.r4\_out = FALSE
    sub4.P4 = TRUE
    sub4.input = TRUE
    sub4.final_out4 = TRUE
10
    sub3.r3_out = FALSE
11
    sub3.P3 = TRUE
12
    sub3.input = TRUE
13
    sub3.final_out3 = TRUE
    sub2.r2\_out = FALSE
    sub2.P2 = TRUE
16
    sub2.input = TRUE
17
    sub2.final_out2 = TRUE
18
    sub1.r1_out = FALSE
19
    sub1.P1 = TRUE
20
    sub1.input = TRUE
    sub1.final_out1 = TRUE
22
    sub0.r0_out = FALSE
23
    sub0.P0 = TRUE
24
    sub0.input = TRUE
```

```
sub0.final_out0 = TRUE
26
    summ. final_out4 = FALSE
27
    summ. final_out3 = FALSE
28
    summ. final_out2 = FALSE
29
    summ. final_out1 = FALSE
30
    summ. final_out0 = FALSE
    qw.f_or = FALSE
32
    nt.p4 = FALSE
33
    ad.p4 = TRUE
    ad.r4 = TRUE
    ad.fandout = TRUE
36
    d.out = FALSE
37
    d.input = FALSE
38
    m.true = TRUE
39
    m. fandout = TRUE
40
    m.mpsout = TRUE
41
    m.out = FALSE
42
    fd.and_out = FALSE
43
    fd.mpsout = FALSE
44
    fd.p4 = FALSE
45
    gg.r4\_out = FALSE
46
    nt3.p3 = FALSE
47
    ad3.p3 = TRUE
48
    ad3.r3 = TRUE
49
    ad3.fandout = TRUE
    m3.true = TRUE
51
    m3.fandout = TRUE
    m3.mpsout = TRUE
53
    m3.out = FALSE
    fd3.and_out = FALSE
55
    fd3.mpsout = FALSE
56
    fd3.p3 = FALSE
```

```
gg3.r3_out = FALSE
58
    nt2.p2 = FALSE
59
    ad2.p2 = TRUE
60
    ad2.r2 = TRUE
    ad2.fandout = TRUE
62
    m2.true = TRUE
    m2.fandout = TRUE
    m2.mpsout = TRUE
65
    m2.out = FALSE
    fd2.and_out = FALSE
67
    fd2.mpsout = FALSE
68
    fd2.p2 = FALSE
69
    gg2.r2_out = FALSE
70
    nt1.p1 = FALSE
71
    ad1.p1 = TRUE
72
    ad1.r1 = TRUE
73
    ad1.fandout = TRUE
    m1.true = TRUE
75
    m1.fandout = TRUE
    m1.mpsout = TRUE
77
    m1.out = FALSE
    fd1.and_out = FALSE
79
    fd1.mpsout = FALSE
80
    fd1.p1 = FALSE
81
    gg1.r1_out = FALSE
    nt0.p0 = FALSE
    ad0.p0 = TRUE
    ad0.r0 = TRUE
    ad0.fandout = TRUE
86
    m0.true = TRUE
87
    m0. fandout = TRUE
88
    m0.mpsout = TRUE
```

```
m0.out = FALSE
90
    fd0.and_out = FALSE
91
    fd0.mpsout = FALSE
92
    fd0.p0 = FALSE
93
    gg0.r0_out = FALSE
94
    mult4.p4 = 0
95
    mult3.p3 = 0
    mult2.p2 = 0
97
    mult1.p1 = 0
    mult0.p0 = 0
99
    mpp.dfout = 1
100
    mpp.cfout = 3
101
    mpp.cfoutt = 3
102
    mpp.out = 0
103
    p.cf = 3
104
    p.const = 0
105
    p.abs = 3
106
    p.output = 3
107
    q.abs = 3
108
    q.r4\_out = 1
109
    q.R4outt = 3
110
    q.r3_out = 1
111
    q.R3outt = 3
112
    q.r2\_out = 1
113
    q.R2outt = 3
114
    q.r1\_out = 1
115
    q.R1outt = 3
    q.r0_out = 1
117
    q.R0outt = 3
    q2.Rout = 1
119
    q2.rout = 0
    q2.RO = 0
121
```

```
q3.Rout = 0
122
    q3.constant = 0
123
    q3.Fout = 5
124
     f.Fout1 = 3
125
     f.Fout2 = 3
126
     f.Fout3 = 3
     f.Fout4 = 3
128
     f.Fout5 = 3
129
     f.Floor = 3
130
    g.fd = 1
131
    g.floor = 3
132
    g.cfv = 1
133
    e.fd1 = 1
134
    e.floor = 3
135
    e.cfv = 3
136
     1. fd2 = 1
137
     1.floor = 3
138
     1.cfv = 4
139
     multt1.fd = 0
140
     mu1tt2.fd1 = 0
141
     mu1tt3.fd2 = 0
142
    sm.out = -1
143
     multt4.sout = -1
144
     multt4.lout = 0
145
     multt5.dout = 0
    dq.out = FALSE
    dq.input = FALSE
    a.out = FALSE
    a.not_out = FALSE
     tt.fa\_out = FALSE
151
     t.Toggle_in = TRUE
152
     t.Toggle_out = TRUE
```

```
t.out = FALSE
154
     dd.v1 = TRUE
155
     dd.v2 = TRUE
156
     dd.v3 = TRUE
157
     dd.v4 = TRUE
158
     dd.v5 = TRUE
     dd.v6 = TRUE
     dd.v7 = TRUE
161
162
     dd.v8 = TRUE
     dd.v9 = TRUE
163
     dd.output = TRUE
164
     dd.input = FALSE
165
     o.fa_out = FALSE
166
     o.output = FALSE
167
     cout.Toggle_out = 1
168
     cout.c_out = 0
169
     cout.direction = -1
170
    summ.f_or = FALSE
171
    qw.addition = FALSE
172
     fd.r4\_out = FALSE
173
     gg.final_s = FALSE
174
     fd3.r3_out = FALSE
175
     gg3.final_s = FALSE
     fd2.r2\_out = FALSE
177
     gg2.final_s = FALSE
     fd1.r1\_out = FALSE
179
     gg1.final_s = FALSE
     fd0.r0_out = FALSE
     gg0.final_s = FALSE
182
     mult4.out = 0
183
     mult3.out = 0
184
     mult2.out = 0
```

```
mult1.out = 0
186
     mult0.out = 0
187
     s.cfout = 0
188
     multt1.out = 0
189
     mu1tt2.out = 0
190
     multt3.out = 0
    sm.sout = -3
192
     multt4.dout = 0
193
     multt5.direction = 0
    n.not_out = TRUE
    a.fa_out = FALSE
196
     tt.cc = FALSE
197
    o.Toggle_in = FALSE
198
199 -- Loop starts here
200 -> State: 1.2 <-
     sub4.r4\_out = TRUE
201
    sub3.r3_out = TRUE
202
    sub2.r2_out = TRUE
203
    sub1.r1\_out = TRUE
204
    sub0.r0_out = TRUE
205
     nt.p4 = TRUE
206
    nt3.p3 = TRUE
207
    nt2.p2 = TRUE
208
    nt1.p1 = TRUE
209
    nt0.p0 = TRUE
    q2.rout = 3
211
    q2.RO = 3
    q3.Rout = 1
213
    q3.constant = 3
214
    q3.Fout = 3
215
     multt5.dout = -1
216
    dd.v1 = FALSE
```

```
multt5.direction = -1
218
219 -> State: 1.3 <-
    sub4.P4 = FALSE
220
    sub4.input = FALSE
221
    sub4.final_out4 = FALSE
222
    sub3.P3 = FALSE
    sub3.input = FALSE
224
    sub3.final_out3 = FALSE
    sub2.P2 = FALSE
    sub2.input = FALSE
    sub2.final_out2 = FALSE
228
    sub1.P1 = FALSE
229
    subl.input = FALSE
230
    sub1.final_out1 = FALSE
231
    sub0.P0 = FALSE
    sub0.input = FALSE
    sub0.final_out0 = FALSE
234
    nt.p4 = FALSE
235
    nt3.p3 = FALSE
236
    nt2.p2 = FALSE
237
    nt1.p1 = FALSE
238
    nt0.p0 = FALSE
239
    dd.v2 = FALSE
241 NuSMV > check_ctlspec -p "EF(multt5.direction=-1)"
242 -- specification EF multt5.direction = -1 is true
244 NuSMV > check_ctlspec -p "EF(multt5.direction=1)"
245 -- specification EF multt5.direction = 1 is true
247 NuSMV > check_ctlspec -p "EF(multt5.direction =0)"
248 -- specification EF multt5.direction = 0 is true
```

```
NuSMV > check_ctlspec -p "EF(cout.c_out=1)"

-- specification EF cout.c_out = 1 is true

NuSMV > check_ctlspec -p "EF(cout.c_out=-1)"

-- specification EF cout.c_out = -1 is true

NuSMV > check_ctlspec -p "EF(cout.c_out=0)"

-- specification EF cout.c_out = 0 is true
```

CHAPTER 6 RESULT

Below listing says that whether both the elevator and the request is always from the fourth floor, it checks and gives that the specification is FALSE with some counter examples.

```
NuSMV > check_ltlspec -p "G(ep.p4=TRUE & sp.R4= TRUE)"
2 -- specification G (ep.p4 = TRUE & sp.R4 = TRUE) is false
3 -- as demonstrated by the following execution sequence
4 Trace Description: LTL Counterexample
5 Trace Type: Counterexample
6 -> State: 1.1 <-
    sub4.r4 out = FALSE
    sub4.P4 = TRUE
    sub4.input = TRUE
    sub4.final_out4 = TRUE
10
   qw.f_or = FALSE
   nt.p4 = FALSE
12
   ad.p4 = TRUE
13
   fd.p4 = FALSE
14
    gg.r4\_out = FALSE
    ep.p4 = FALSE
16
    ep.p3 = TRUE
    sp.R3 = FALSE
18
    sp.R4 = FALSE
20 -- Loop starts here
21 -> State: 1.3 <-
    nt.p4 = FALSE
   nt3.p3 = FALSE
   nt2.p2 = FALSE
   nt1.p1 = FALSE
```

```
nt0.p0 = FALSE
26
    dd.v2 = FALSE
27
    dp.pos = 1
28
29 -> State: 1.4 <-
    sub4.P4 = FALSE
30
    sub4.input = FALSE
    sub4.final_out4 = FALSE
32
    sub3.P3 = FALSE
    sub3.input = FALSE
    sub3.final_out3 = FALSE
    nt.p4 = TRUE
    nt3.p3 = TRUE
37
    nt2.p2 = TRUE
38
    nt1.p1 = TRUE
39
    nt0.p0 = TRUE
40
    dd.v3 = FALSE
41
    dp.pos = 2
42
    t1p.cnt = 10
43
44 -> State: 1.5 <-
    sub4.r4_out = FALSE
45
    sub3.r3_out = FALSE
46
    sub2.r2\_out = FALSE
47
    sub1.r1_out = FALSE
48
    sub0.r0_out = FALSE
49
    nt.p4 = FALSE
    nt3.p3 = FALSE
51
    nt2.p2 = FALSE
    nt1.p1 = FALSE
    nt0.p0 = FALSE
    dd.v4 = FALSE
    dp.pos = 3
57 -> State: 1.23 <-
```

```
sub4.r4\_out = TRUE
58
    sub3.r3_out = TRUE
59
    sub2.r2\_out = TRUE
60
    sub1.r1_out = TRUE
    sub0.r0_out = TRUE
    nt.p4 = FALSE
    nt3.p3 = FALSE
    nt2.p2 = FALSE
    nt1.p1 = FALSE
    nt0.p0 = FALSE
    dd.v2 = FALSE
    dd.output = TRUE
69
    dp.pos = 1
70
    t1p.cnt = 0
71
```

Next specification is that there should be no live request from the floor where the elevator currently is. Below two listing says that the specification is TRUE.

```
NuSMV > check_ctlspec -p "EF(ep.p4=TRUE & sub4.r4_out =FALSE)"

-- specification EF (ep.p4 = TRUE & sub4.r4_out = FALSE) is true

NuSMV > check_ctlspec -p "EF((ep.p4=TRUE & sub4.r4_out=TRUE)-> (sub4.r4_out=FALSE))"

-- specification EF ((ep.p4 = TRUE & sub4.r4_out = TRUE) -> sub4.r4_out = FALSE) is true
```

Next listing says that always the elevator should be in any of the floors. The below specification says that it is TRUE.

```
NuSMV > check_ctlspec -p "AG((ep.p0|ep.p1|ep.p2|ep.p3|ep.p4)=TRUE)"

2 -- specification AG ((((ep.p0 | ep.p1) | ep.p2) | ep.p3) | ep.p4) =

TRUE is true
```

The below specification says that the elevator is in the ground floor then if there is a request from the third floor, then the request should be served in future.

```
NuSMV > check_ctlspec -p "EF((sub3.r3_out=TRUE & ep.p0=TRUE)-> (sub3.r3_out)=TRUE)"

2 -- specification EF ((sub3.r3_out = TRUE & ep.p0 = TRUE) -> sub3.

r3_out = TRUE) is true
```

CHAPTER 7 CONCLUSION AND FUTURE WORK

7.1 CONCLUSION

Model Checking is used for checking whether the model reaches its specification or not. Basically, several tools are used for model checking. In this project, NuSMV model checking tool is used to check whether the simple large elevator model satisfies the basic requirements. The Elevator Model contains both the controller part as well as plant part. Connecting both makes the complete elevator model. The entire elevator model is made in Simulink tool of Mathworks. Translating the model to the model checking tool, NuSMV. Finally, several properties had proved using both LTL and CTL such that the model satisfies the required specifications.

7.2 FUTURE WORK

There are several scopes for this work by extending the model with some more specifications so that the elevator model is large enough to work similar to the elevator that now we are using in large buildings or shopping malls. Generation of an automatic iterative abstraction refinement methodology (CEGAR) can also be considered in future. The abstract model may generate spurious counterexamples, analyze these counter example with new symbolic techniques, so that the refinement algorithm may reduce state space explosion problem.

REFERENCES

- [1] **Meenakshi B, Abhishek Bhatnagar, and Sudeepa Roy** (2006), Tool for Translating Simulink Models into Input Language of a Model Checker, *ICFEM*
- [2] Edmund M. Clarke, The Birth of Model Checking
- [3] Kenneth L. McMillan, Symbolic Model Checking
- [4] Alessandro Cimatti, Edmund Clarke, Enrico Giunchiglia, Fausto Giunchiglia, Marco Pistore, Marco Roveri, Roberto Sebastiani, and Armando Tacchella (2002), NuSMV 2: An OpenSource Tool for Symbolic Model Checking, UNIVER-SITY OF TRENTO
- [5] Simulink web page: http://www.mathworks.com/products/simulink/
- [6] Stateflow web page: http://www.mathworks.com/products/stateflow/
- [7] NuSMV web page: http://nusmv.irst.itc.it/
- [8] http://nl.mathworks.com/help/simulink/
- [9] https://en.wikipedia.org/wiki/SPIN_model_checker
- [10] https://en.wikipedia.org/wiki/NuSMV_model_checker

APPENDIX A SAMPLE CODES

```
2 --ELEVATOR MODEL--
4 --[A]PLANT IS COMBINED WITH TWO MAIN MODULES
6 -- (A.1)CALCULATING THE POSITION
7 MODULE ro
8 VAR
  out : -1..1;
ro1 : 0..1;
  ro2 : 0..1;
12 ASSIGN
   init(out) := -1;
13
  ro1 := case
  out = -1 : 0;
15
   out = 1 : 1;
16
    out = 0 : 0;
17
      esac;
  ro2 := case
19
    out = -1 : 1;
20
    out = 1 : 0;
21
    out = 0 : 0;
    esac;
25 MODULE pdt (m, p)
26 VAR
pd1 : {0, 1};
pd2 : \{-1, 0\};
```

```
ro1 : 0..1;
   ro2 : 0..1;
31 ASSIGN
   init(rol) := 0;
   pd1 := case
33
    ro1 = 1 : 1 * 1;
    ro1 = 0 : 0 * 1;
     esac;
36
   pd2 := case
    ro2 = 1 : 1 *-1;
    ro2 = 0 : 0 * -1;
         esac;
40
42 MODULE sum(n,q)
43 VAR
  pos : -1..1;
pd1 : {0, 1};
  pd2 : \{-1, 0\};
46
47 ASSIGN
   pos := pd1 + pd2;
49 -----
50 MODULE counter(q)
51 VAR
   pos : -1 .. 10;
53 ASSIGN
   init(pos) := -1;
   next(pos) :=
    case
      pos = 10 : 1;
      TRUE : pos + 1;
     esac;
59
```

```
61 -- (A.2) POSITION ID
62 MODULE postn(r)
63 VAR
    cnt: {0, 10, 20, 30, 40};
    p4 : boolean;
    p3 : boolean;
    p2 : boolean;
    p1 : boolean;
68
    p0 : boolean;
70 ASSIGN
   p4 := cnt = 40;
71
   p3 := cnt = 30;
   p2 := cnt = 20;
73
   p1 := cnt = 10;
74
    p0 := cnt = 0;
77 -- (A.3) TEST CASES
78 MODULE tc1
79 VAR
    cnt : 0..10;
80
    out1 : boolean;
81
    out2 : 0..11;
83 ASSIGN
    init(out1) := FALSE;
    init(out2) := 0;
s_6 -- init(cnt) := 0;
    next(out1) := case
        cnt = 0 : TRUE;
        cnt = 1 : TRUE;
89
        cnt = 2 : TRUE;
90
        cnt = 3 : TRUE;
91
        cnt = 4 : TRUE;
```

```
cnt = 5 : TRUE;
93
          cnt = 6 : TRUE;
94
          cnt = 7 : TRUE;
95
          cnt = 8 : TRUE;
          cnt = 9 : TRUE;
97
          cnt = 10 : TRUE;
           TRUE : out1;
       esac;
100
     next(out2) := case
101
          cnt = 0 : 2;
102
          cnt = 1 : 3;
103
          cnt = 2 : 4;
104
          cnt = 3 : 5;
105
          cnt = 4 : 6;
106
          cnt = 5 : 7;
107
          cnt = 6 : 8;
108
          cnt = 7 : 9;
109
          cnt = 8 : 10;
110
          cnt = 9 : 11;
111
         TRUE : out2;
112
       esac;
113
       next(cnt) := cnt + 1;
114 ---
MODULE system (w, e)
117 VAR
     R0: boolean;
    R1: boolean;
    R2: boolean;
    R3:boolean;
121
     R4: boolean;
124 --[B]CONTROLLER
```

```
126 -- (B.1) SUBSYTEM IN CONTROLLER
MODULE sub_and4(inn,epp)
129 VAR
r4_out : boolean;
P4 : boolean;
input : boolean;
final_out4 : boolean;
134 ASSIGN
init (r4\_out) := FALSE;
next(r4\_out) := input;
137 final_out4 := input & P4;
138 -----
139 MODULE sub_and3 (inn, epp)
140 VAR
r3_out : boolean;
P3 : boolean;
input : boolean;
144 final_out3 : boolean;
145 ASSIGN
init(r3_out) := FALSE;
next(r3_out) := input;
final_out3 := input & P3;
150 MODULE sub_and2(inn,epp)
151 VAR
r2_out : boolean;
153 P2 : boolean;
input : boolean;
155 final_out2 : boolean;
156 ASSIGN
```

```
init(r2\_out) := FALSE;
next(r2\_out) := input;
final_out2 := input & P2;
MODULE sub_and1(inn,epp)
162 VAR
r1_out : boolean;
164 P1 : boolean;
input : boolean;
final_out1 : boolean;
167 ASSIGN
init(r1\_out) := FALSE;
next(r1\_out) := input;
final\_out1 := input & P1;
171 -----
MODULE sub_and0(inn,epp)
173 VAR
r0_out : boolean;
PO: boolean;
input : boolean;
final_out0 : boolean;
178 ASSIGN
init(r0_out) := FALSE;
next(r0\_out) := input;
final_out0 := input & P0;
MODULE orr (a,b,c,d,e)
184 VAR
final_out4 : boolean;
186 final_out3 : boolean;
final_out2 : boolean;
188 final_out1 : boolean;
```

```
final_out0 : boolean;
190 DEFINE
191 f_or := final_out4 | final_out3 | final_out2 | final_out1 | final_out0;
193 MODULE so(y)
194 VAR
f_or : boolean;
196 DEFINE
197 addition := f_or;
199 -- (B.2) UPDATING REQUEST STATUS
201 -- ureqs_subsystem4
203 MODULE not(q, epp)
204 VAR
p4: boolean;
206 ASSIGN
init(p4) := FALSE;
next(p4) := !(p4);
209
210 MODULE and (ua, rp)
211 VAR
p4: boolean;
r4: boolean;
fandout: boolean;
215 ASSIGN
216 fandout := p4 & r4;
217 -----
218 MODULE umps (ump, mp)
219 VAR
true : boolean;
```

```
fandout : boolean;
221
    mpsout : boolean;
222
    out : boolean;
223
224 ASSIGN
    mpsout := case
       fandout = FALSE : out;
      TRUE : true;
227
        esac;
230 MODULE delay_bool(input1)
231 VAR
    out : boolean;
    input: boolean;
234 ASSIGN
    init(out) := FALSE;
235
    next(out) := input;
238 MODULE fiand (n,m,o)
239 VAR
    and_out : boolean;
240
   mpsout : boolean;
241
    p4 : boolean;
242
243 DEFINE
    r4_out := mpsout & p4;
246 MODULE s (d)
247 VAR
   r4_out : boolean;
249 DEFINE
   final_s := r4_out;
252 -- ureqs_subsystem3
```

```
254 MODULE not3 (w, epp)
255 VAR
p3: boolean;
257 ASSIGN
258 init (p3) := FALSE;
next(p3) := !(p3);
261 MODULE and3(ua,rp)
262 VAR
    p3 : boolean;
    r3 : boolean;
264
    fandout : boolean;
266 ASSIGN
267 fandout := p3 & r3;
269 MODULE umps3 (ump, mp)
270 VAR
    true : boolean;
271
   fandout : boolean;
272
    mpsout : boolean;
273
    out : boolean;
275 ASSIGN
    mpsout := case
      fandout = FALSE : out;
      TRUE : true;
        esac;
MODULE fiand3 (n, m, o)
282 VAR
    and_out : boolean;
283
    mpsout : boolean;
```

```
p3 : boolean;
286 DEFINE
    r3_{out} := mpsout & p3;
289 MODULE s3(d)
290 VAR
r3_out : boolean;
292 DEFINE
  final_s := r3_out;
295 -- ureqs_subsystem2
MODULE not2 (e, epp)
298 VAR
p2: boolean;
300 ASSIGN
init(p2) := FALSE;
next(p2) := !(p2);
304 MODULE and 2 (ua, rp)
305 VAR
   p2 : boolean;
   r2 : boolean;
   fandout : boolean;
309 ASSIGN
310 fandout := p2 & r2;
312 MODULE umps2(ump, mp)
313 VAR
   true : boolean;
  fandout : boolean;
315
mpsout : boolean;
```

```
out : boolean;
318 ASSIGN
    mpsout := case
319
      fandout= FALSE : out;
320
      TRUE : true;
321
        esac;
MODULE fiand2(n,m,o)
325 VAR
    and_out : boolean;
    mpsout : boolean;
327
    p2 : boolean;
329 DEFINE
    r2_out := mpsout & p2;
332 MODULE s2(d)
333 VAR
    r2_out : boolean;
335 DEFINE
    final_s := r2_out;
--ureqs_subsystem1
340 MODULE not1(r,epp)
341 VAR
p1: boolean;
343 ASSIGN
344 init(p1) := FALSE;
next(p1) := !(p1);
346 -----
347 MODULE and1 (ua, rp)
348 VAR
```

```
p1 : boolean;
   r1 : boolean;
350
    fandout : boolean;
351
352 ASSIGN
353 fandout := p1 & r1;
355 MODULE umps1 (ump, mp)
356 VAR
    true : boolean;
   fandout : boolean;
    mpsout : boolean;
359
    out : boolean;
360
361 ASSIGN
    mpsout := case
362
     fandout = FALSE : out;
363
      TRUE : true;
364
       esac;
365
367 MODULE fiand 1 (n, m, o)
368 VAR
    and_out : boolean;
369
   mpsout : boolean;
    p1 : boolean;
372 DEFINE
    r1_out := mpsout & p1;
375 MODULE s1(d)
376 VAR
   r1_out : boolean;
378 DEFINE
   final_s := rl_out;
```

```
381 -- ureqs_subsystem0
383 MODULE not0(t,epp)
384 VAR
  p0 : boolean;
386 ASSIGN
init(p0) := FALSE;
next(p0) := !(p0);
390 MODULE and 0 (ua, rp)
391 VAR
    p0 : boolean;
392
   r0 : boolean;
    fandout : boolean;
395 ASSIGN
396 fandout := p0 & r0;
MODULE umps0(ump, mp)
399 VAR
    true : boolean;
400
   fandout : boolean;
401
    mpsout : boolean;
402
    out : boolean;
403
404 ASSIGN
    mpsout := case
405
      fandout= FALSE : out;
      TRUE : true;
        esac;
410 MODULE fiand0(n,m,o)
and_out : boolean;
```

```
mpsout : boolean;
413
    p0
        : boolean;
415 DEFINE
    r0_out := mpsout & p0;
418 MODULE s0(d)
419 VAR
    r0_out : boolean;
421 DEFINE
    final_s := r0_out;
--(B.3) DIRECTION
426 −−[B.3.a] COMPUTING CURRENT FLOOR
428 MODULE multiplier4 (f1, f2, f3, epp)
429 VAR
    p4 : 0..1;
431 DEFINE
    out := p4 * f2;
432
434 MODULE multiplier3 (f1, f2, f3, epp)
435 VAR
   p3 : 0..1;
437 DEFINE
     out := p3 * f2;
440 MODULE multiplier2 (f1, f2, f3, epp)
441 VAR
   p2 : 0..1;
443 DEFINE
   out := p2 * f2;
```

```
446 MODULE multiplier1 (f1, f2, f3, epp)
447 VAR
    p1 : 0..1;
449 DEFINE
    out := p1 * f2;
452 MODULE multiplier 0 (f1, f2, f3, epp)
453 VAR
    p0 : 0..1;
455 DEFINE
    out := p0 * f2;
456
458 MODULE sum5(p,q,r,s,t)
459 DEFINE
    cfout := p+q+r+s+t;
462 --MPS
464 MODULE mps(mp, mp1, mp2)
465 VAR
    dfout : 0..1;
    cfout : 0..5;
467
    cfoutt: 0..5;
    out : 0..1;
470 ASSIGN
     cfoutt := case
     dfout = 0 : out;
      TRUE : cfout;
         esac;
476 -- [B.3.b] LIVE REQUEST
```

```
478 MODULE absval(p)
479 VAR
    cf : 0..4;
480
    const : 0..4;
481
    abs : 0..4;
    output: -4..4;
484 ASSIGN
     output := cf - const;
           abs := case
       ((output) >= 0) : (output);
487
       ((output) < 0) : (0 -(output));
488
       esac;
489
491 MODULE outt (q, p, r, s, t, u)
492 VAR
    abs
                 : 0..4;
493
    r4_out : 0..1;
494
    R4outt
               : 0..5;
495
               : 0..1;
    r3_out
496
    R3outt
               : 0..5;
497
    r2_out
               : 0..1;
498
    R2outt
               : 0..5;
499
    r1_out
               : 0..1;
500
    R1outt
                : 0..5;
                : 0..1;
    r0_out
    R0outt
                : 0..5;
504 ASSIGN
     R4outt := case
505
      r4_out = 0 : 5;
506
      r4\_out = 1 : abs;
507
       esac;
508
```

```
R3outt := case
509
       r3_{out} = 0 : 5;
510
      r3_{out} = 1 : abs;
511
       esac;
512
     R2outt := case
513
       r2_out = 0 : 5;
      r2\_out = 1 : abs;
       esac;
516
     R1outt := case
       r1_out = 0 : 5;
518
      r1\_out = 1 : abs;
519
       esac;
520
     R0outt := case
521
       r0_out = 0 : 5;
522
     r0_{out} = 1 : abs;
523
       esac;
524
526 −−[B.3.c]REQUESTED FLOOR
528 MODULE min
529 VAR
    out1 : 0..5;
530
    out2 : 0..5;
531
    out3 : 0..5;
532
    out4 : 0..5;
533
   out5 : 0..5;
    RO : 0..5;
536 ASSIGN
    RO := case
538 (out1 <= out2) & (out1 <= out3) & (out1 <= out4) &(out1 <= out5) :
     out1;
```

```
(out2 \le out1) & (out2 \le out3) & (out2 \le out4) & (out2 \le out5) :
      out2;
540 (out3 <= out1) & (out3 <= out2) & (out3 <= out4) &(out3 <= out5) :
      out3;
541 \text{ (out4 <= out1) & (out4 <= out2) & (out4 <= out3) & (out4 <= out5) :}
542 \text{ (out5 } \le \text{out1)} \& \text{ (out5 } \le \text{out2)} \& \text{ (out5 } \le \text{out3)} \& \text{(out5 } \le \text{out4)} :
      out5;
         esac;
545 MODULE r (min1)
546 VAR
    Rout : 0..1;
   rout : 0..5;
    RO : 0..5;
550 ASSIGN
     init(rout) := 0;
551
      Rout := case
552
     rout = RO : 1;
553
      rout != RO : 0;
554
       esac;
555
557 MODULE floor(f)
558 VAR
     Rout : 0..1;
559
    constant : 0..4;
            : 0..5;
     Fout
562 ASSIGN
     init(Rout) := 0;
     Fout := case
       Rout = 0 : 5;
565
     Rout = 1 : constant;
```

```
esac;
569 --[B.3.d]MINIMUM
571 MODULE min2(s,j)
572 VAR
    Fout1 : 0..5;
573
    Fout2 : 0..5;
    Fout3 : 0..5;
    Fout4 : 0..5;
    Fout5 : 0..5;
    Floor: 0..5;
579 ASSIGN
    Floor := case
581 (Fout1 <= Fout2) & (Fout1 <= Fout3) & (Fout1 <= Fout4) & (Fout1 <=
     Fout5) : Fout1;
582 (Fout2 <= Fout1) & (Fout2 <= Fout3) & (Fout2 <= Fout4) & (Fout2 <=
     Fout5) : Fout2;
583 (Fout3 <= Fout1) & (Fout3 <= Fout2) & (Fout3 <= Fout4) & (Fout3 <=
     Fout5) : Fout3;
584 (Fout4 <= Fout1) & (Fout4 <= Fout2) & (Fout4 <= Fout3) & (Fout4 <=
     Fout5): Fout4;
585 (Fout5 <= Fout1) & (Fout5 <= Fout2) & (Fout5 <= Fout3) & (Fout5 <=
     Fout4) : Fout5;
          esac;
--[B.3.e]NEXT FLOOR DIRECTION
589
590 -- The subsystem contains different modules, gretaer then, equal
591 -- less than, or, sum and different multipliers, each functions
592 -- are explained seperately in each subsystems
```

```
594 --{B.3.e.1}GREATER THAN
596 MODULE gt(11, m1)
597 VAR
    fd : 0..1;
    floor: 0..5;
    cfv : 0..5;
601 ASSIGN
    fd := case
    floor > cfv : 1;
     !(floor > cfv) :0;
605
      esac;
--\{B.3.e.2\}EQUAL
608 -----
609 MODULE eq (12, m2)
610 VAR
   fd1 : 0..1;
611
  floor: 0..5;
612
    cfv : 0..5;
614 ASSIGN
   fd1 := case
    floor = cfv : 1;
    floor != cfv :0;
617
      esac;
620 --{B.3.e.3} LESS THAN
621
622 MODULE 1t (13, m3)
623 VAR
   fd2 : 0..1;
  floor: 0..5;
```

```
cfv : 0..5;
627 ASSIGN
    fd2 := case
     floor < cfv : 1;
629
     !(floor < cfv) : 0;
      esac;
633 --- IF GREATER THAN MODULE IS RIGHT, THE VALUE IS GETTING
634 --MULTIPLIED WITH 1 VALUE
636 MODULE multiple (f1, f2)
637 VAR
   fd : 0..1;
639 DEFINE
   out := fd * f2;
642 -- IF EQUAL MODULE IS RIGHT, THE VALUE IS GETTING
643 -- MULTIPLIED WITH 0 VALUE
645 MODULE multiple1(f1, f2)
646 VAR
  fd1 : 0..1;
648 DEFINE
   out := fd1 * f2;
651 -- IF LESS THAN MODULE IS RIGHT, THE VALUE IS GETTING
652 -- MULTIPLIED WITH -1 VALUE
653 -----
654 MODULE multiple2(f1, f2)
655 VAR
   fd2 : 0..1;
657 DEFINE
```

```
out := fd2 * f2;
660 -- TAKING THE SUM OF WHOLE THREE MULTIPLIERS
662 MODULE sum3(x,y,z)
663 VAR
664 out : -1..1;
665 DEFINE
sout := (out + out + out);
668 --TAKING OR OF ALL THE FLOORS SUCH THAT THE ELEVATOR IS ON ONE
669 --OF THE FLOOR AT THE SAME TIME
671 MODULE or
672 VAR
673 ASSIGN
10ut := (R4 | R3 | R2 | R1 | R0);
676 --FLOOR VALUE IS MULTIPLIED WITH THE SUM OF MULTIPLIERS
678 MODULE multiple3 (f1, f2, f3)
679 VAR
   sout : -1..1;
680
681 lout : 0..1;
682 DEFINE
    dout := lout * sout;
685 MODULE multiple4 (f1)
686 VAR
dout : -1..1;
688 DEFINE
direction := dout * 1;
```

```
691 -- (B.4) FLOOR ARRIVAL
693 MODULE delay_bools(aa,av)
694 VAR
    out : boolean;
    input: boolean;
697 ASSIGN
   init(out) := FALSE;
   next(out) := input;
  _____
MODULE not_module(input)
702 DEFINE
   not_out := !input ;
705 MODULE and_module(b,c)
706 VAR
    out : boolean;
707
   not_out : boolean;
709 DEFINE
    fa_out := out & not_out;
712 MODULE crrt(inp)
713 VAR
    fa_out : boolean;
715 DEFINE
   cc := fa_out ;
--(B.5) TIMER SUBSYSTEM
720 -- DELAY AFTER 10 SECONDS
721 MODULE delay (df)
```

```
722 VAR
    v1: boolean;
723
    v2: boolean;
724
    v3: boolean;
725
    v4: boolean;
726
    v5: boolean;
    v6: boolean;
728
    v7: boolean;
    v8: boolean;
    v9: boolean;
    output: boolean;
732
     input : boolean;
734 ASSIGN
     init(v1) := TRUE;
735
    init(v2) := TRUE;
736
    init(v3) := TRUE;
737
    init(v4) := TRUE;
738
    init(v5) := TRUE;
739
    init(v6) := TRUE;
740
    init(v7) := TRUE;
741
    init(v8) := TRUE;
742
     init(v9) := TRUE;
743
    init(output) := TRUE;
744
    next(v1) := input;
745
    next(v2) := v1;
    next(v3) := v2;
    next(v4) := v3;
    next(v5) := v4;
    next(v6) := v5;
    next(v7) := v6;
751
    next(v8) := v7;
752
    next(v9) := v8;
```

```
next(output) := v9;
756 --[B.5.a]TOGGLE IN TIMER
758 MODULE toggle(a,b)
759 VAR
    Toggle_in : boolean;
    Toggle_out: boolean;
761
    out : boolean;
763 ASSIGN
    Toggle_out := case
764
        Toggle_in = FALSE : out;
765
        Toggle_in = TRUE : !(out);
766
         esac;
769 MODULE or_mod(p,q)
770 VAR
    fa_out : boolean;
    output : boolean;
773 DEFINE
    Toggle_in := (fa_out | output);
--[B.5.b]MPS
778 MODULE ct_out(fg,gh)
779 VAR
    Toggle_out: 0..1;
    c_{out} : -1..1;
    direction : -1..1;
783 ASSIGN
    c_out := case
784
      Toggle_out = 0: direction;
```

```
Toggle_out = 1 : 0;
786
       esac;
787
789 MODULE controller(co)
790 VAR
     c_{out} : -1..1;
792 DEFINE
     controller_out := c_out;
795 -- MAIN OF CONTROLLER
797 MODULE main
798 VAR
     sub4 : sub_and4(input,ep.p4);
799
    sub3 : sub_and3(input, ep.p3);
800
    sub2 : sub_and2(input, ep.p2);
801
    sub1 : sub_and1(input,ep.p1);
802
    sub0 : sub_and0(input,ep.p0);
803
    summ : orr(sub4.final_out4, sub4.final_out4, sub4.final_out4, sub4.
804
      final_out4 , sub4 . final_out4 );
          : so(summ.f_or);
    qw
805
          : not(sub4.p4,ep.p4);
    n t
          : and(nt.p4, s.R4);
    ad
807
    d
          : delay_bool(input);
808
          : umps(d.out, ad.fandout);
    m
          : fiand(nt.p4, m.mpsout, sub4.r4_out);
    fd
          : s(fd.r4_out);
    gg
    nt3
         : not3 (sub3.p3, ep.p3);
          : and3(nt3.p3, s.R3);
    ad3
813
814
    m3
          : umps3(d.out, ad3.fandout);
         : fiand3(nt3.p3, m3.mpsout, sub3.r3_out);
    fd3
815
         : s3(fd3.r3_out);
    gg3
```

```
nt2
          : not2 (sub2.p2, ep.p2);
817
    ad2
          : and2(nt2.p2, s.R2);
818
          : umps2(d.out, ad2.fandout);
    m2
819
          : fiand2(nt2.p2, m2.mpsout, sub2.r2_out);
    fd2
820
    gg2
          : s2(fd2.r2_out);
          : not1(sub1.p1,ep.p1);
    nt1
          : and1(nt1.p1, s.R1);
    ad1
823
          : umps1(d.out, ad1.fandout);
    m1
    fd1
          : fiand1(nt1.pl, m1.mpsout, sub1.rl_out);
          : s1(fd1.r1_out);
    gg1
          : not0 (sub0.p0, ep.p0);
     nt0
827
          : and0(nt0.p0, s.R0);
    ad0
828
    m0
          : umps0(d.out, ad0.fandout);
829
    fd0
          : fiand0(nt0.p0, m0.mpsout, sub0.r0_out);
    gg0
         : s0(fd0.r0_out);
831
832
    mult4 : multiplier4 (f1,4, sub4.p4, ep.p4);
833
    mult3 : multiplier3 (f1,3, sub3.p3, ep.p3);
834
     mult2 : multiplier2 (f1,2, sub2.p2, ep.p2);
835
    mult1 : multiplier1(f1,1,sub1.p1,ep.p1);
836
    mult0 : multiplier0(f1,0,sub0.p0,ep.p0);
837
           : sum5(mult4.out, mult3.out, mult2.out, mult1.out, mult0.out);
           : mps(d.out, s.cfout, qw.f_or);
    mpp
839
           : absval(mpp.cfoutt);
           : outt(p.abs,fd0.r0_out,fd1.r1_out,fd2.r2,fd3.r3,fd.r4);
           : r(min.RO);
    q2
    q3
           : floor(q2.Rout);
           : min2(floor,q3.Fout);
           : gt(s.cfout,q3.Fout);
845
    g
           : eq(s.cfout,q3.Fout);
846
           : 1t(s.cfout, q3.Fout);
847
     multt1: multiple(g.fd ,1);
```

```
multt2: multiple1(e.fd1,0);
849
     multt3: multiple2(1.fd2,-1);
850
           : sum3(multt1.out, multt2.out, multt3.out);
851
     multt4: multiple3(sm.sout, or.lout, dout);
852
     multt5: multiple4(multt4.dout);
853
          : delay_bools(input,qw.f_or);
    dq
            : not_module(dq.out);
       n
856
            : and_module(dq.out,n.not_out);
            : crrt(a.fa_out);
       t t
859
    -CONTAINS TWO MAIN MODULES:TIMER WHICH CONTAINS TOGGLE SUBSYSTEM
860
          : toggle(d.out, o. Toggle_in);
861
    dd
          : delay(a.fa_out);
862
          : or_mod(output, fa_out);
863
864
            : ct_out(t.Toggle_out, multt5.direction);
    cout
865
          : controller(cout.c_out);
866
   --PLANT MAIN
            : ro;
   -- ap
868
    bp
          : pdt(ro.ro1,ro.ro2);
869
          : sum(bp.pd1,bp.pd2);
    ср
          : counter(cp.pos);
    dp
871
          : postn(dp.cnt);
    ep
872
            : tc1;
    t l p
            : system(t1p.out1,t1p.out2);
```