Assignment-2 (Y22)

Design and Simulate the following modules on Iverilog

Sequential Circuits:

DFlipFlop JKFlipFlop SR Latch Shift Register T FlipFlop

Combinational Circuits:

4-bit FullAdder

4-to-1 Multiplexer

3-Bit Comparator

3-to-8 Decoder