
## COMPUTER ARCHITECTURE TUT SHEET - 2

1. Content of AC: A937


Content at 083: B8F2


	1.1	PC	AR	DR	Ac	IR	1
	Initial	021	6 <b>-</b>	_	A937	-	Ì
	AND	022	083	88F2	4832	0083	T
	ADD	022	083	88F2	6229	1083	
	LDA	022	083	88F2	88F2	2083	
	STA	022	083	_	A937	3083	
- /	BUN	083	083	-	A937	4083	
	BSA	084	084	- ,	A937	5083	-
	157	022	083	88F3	A937	6083	3

- · ADD unstruction adds contents of AC and DR ie A937 + B8F2 = A832
- AND instruction and contents of Ac and DR ie 4937 and B8F2 = 6229
- · LDA instruction loads contents of data register to the accumulator.
- · STA instruction stores contents of accumulator to the specified memory location.
- · BUN instruction branches unconditionally to the specified address.
- BSA instruction et ores address of nent instruction in specified memory excation the effective address plus one is then transferred to PC.
- · 187 instruction increments contents of specified memory location by one and stores back in memory



	enable LD control input of Ac.									
	Exchange of data takes place in one clock cycle.									
3.	- A A A A A A A A A A A A A A A A A A A									
	PC -> 3AF									
	AC -> 7EC3									
	3AF → 93&E									
	32E - 09AC									
	9AC → 8B89F									
	i) PC = 3AF = next instruction that will be fetched is									
	932E that is indirect ADD instruction. The address									
••,	ef operand is at 32E.									
u)	Address of operand is OGAC at address 32E.									
	and the operand at address 9AC is 8B9F.									
	AC: 7EC3 = 0111 1110 1100 0011									
	operand: 8B9F = 1000 1011 1001 1111									
	1_0000 1010 0110 0010 = 0A62									
	Answer: Ac=0Ab2, carry=1									
iii)	PC = 3BD (3AF+1)									
	AR = 9AC (Address of last memory rejevence)									
	DR = 889F									
	AC = DA62 (Result of addition)									
	IR = 932E (last instruction fetched) E = 1 (carry)									
	SC = 0 (cleared at end of ADD instruction)									
	I=1 (Indirect addition)									





	The state of the s													
iv)		X۱	X2	X3	Хч	X5	Xь	X:	7	Sı	Sı	Sa	selected register	
		0	0	D	D	0	0	C		0	0	0	none	
		١	0	0	D	0	0	(	0_	٥	0	1	AR	11
		0	_1_	0	D	0	(	)	O	0		0	PC	
		0	0	_i_	0		)(	٥	0	0	1	1	DR	
	111	0	D	0		(	0(	0	0	10	b	0	AC	
		0	0		) (	)	1	0	0	1	0	1_	1R	
		0	0	C	) (	)	0		0	1	1	0_	TR	
		0	٥	C	)	0	0	0	1	١	1	1	Memory	
													•	

• DuTy: PC ← AR

DsTs: PC ← AR

x1 = DyTy + DsTs

```
· R'Tb: AR - PC
 RTO: TR - PC
 D5Ty: M[AR] - PC
    12= R'To + RTO + D5 Ty
· D2T5: AC ← DR
 D6T6: M[AR] ← DR
      23 = D2T5 + D6T6
· DaTy: MIAR] ← AC
 YB7: E - AC[O]
  YBL: EL AC[15]
  PBID: OUTR - AC(0-7)
      24 = D3T4 + 187 + 286 + PB10
· R'T2: AR ← IR (D-11), 1←1R(15)
     25 = R'T2
  RT, M[AR] - TR
      26 = RT1
 R'T, = 1R - M[AR]
  D7I'T3: AR - M[AR]
  DOTY: DR - M[AR]
  DITY: DR - MIAR]
  D2T4: DR - M[AR]
  DOTY: DR - M[AR]
       27 = R'T1 + D7 I'T3 + [D0+ D1+ D2+ D6] T4
· S2 = N4 + N5 + N6+N7
   S1 = 12+ 23+ 26+ 27
  So = 24 + 7/3 + 7/5 + 27
```

