


HPC(V-1) Parallel Processing Computing → HPC → high performance computing. (abstract level undustanding)
. performing computational operations collaboratively → mutiple computations. > Need > perform a high no of operations per seconds (FLOPS) > complete a time - consuming operation in less time.
> complete an toporation under a tight dealine.
> Handle huge and of data. Parallel computing -> simultaneous use of multiple compute resources to solve a computational problem. Apply -> . Weather Forecasting . Scientific simulations . Big data analytics . Artifical Atalogues . comprational Biology . Financial Mandely. Stored Program Architectule Abreveal Purpose Cache Base Microprocessor Feature , all instructions of data forthed . fetched from eache or mainmemory Memory Access. form main memory. · Mose complex due to cache nomagenent . Simple Architecture complexity o improved due to . Limited by main memory. faster cache access performance a optimized for specific tasks not support diverse tasks , versatile, can execute diff, programs early versableh · scalable by increasing · May face challenges in scaling for performance. scalability cache size or adding levels 0 · modern personal · early mainframe computers examples -> compiless, lastops.







Marallel Machines (Two routing ate) Techniques Store & Forward Routing Cut through Ronting. Packet Routing · Forwarding begins upon receiving packet header · entire packet is received & stored before forwarding packet distinction address Concept -· Reliability & error correction · low latercy for small mags. · efficient data movement Focus -> · Flenible for various technique efficient bandwidth usage · Blengler Implementation
· Error detection correction at each hop. Adv -> = mmost < .23bor . In creased complexity Disade > a high latency for small mag · requires storage for delivery potential biffer. header info. , not switche for large my. · Lowest antecy Moderate latency 4 renting devision. · High latery as begins up on header socupt. efficient poligimas latery · Blanced performely xelabily performere - Reliable but may suffeet from latency. • teom m = 1 belove - teom = ts + 1th + twm · teomm = ts + (mtw+tn)} ts + twim + th1 + tw2 (7+5) Fromm = ts + mltw + (m-1) tw2 (rts) Time-Cold ni meshillers · dustruction level p all solutions and white the same of the same 11 PZ P3 MACGREEN Clip Board

(1-9, 1-22) SIMD, SIMT, SMIMD, SPMD) Bate \* Models SPMD MIMD SIMD SIMT Single Poogsam Mutiple data. Single Instruction · Muliple Instruction Muliple data. Single Instruction Multiple data . single program single Instruction - Multiple instr · singlinstation mulips processes is ned to mitiple thereby to multiple outer simultaneryly element simulareout , ooch processel " date elements · all threads - diff all date elements Coungetapalhita, Lo diff data same detatype. deta clevents types & specular · similar to MIMD, osimilas to SIMP, easier to program for specific tasks · more complex allows for relad divigence Go data dep endercies focusses on leta paralleis n bih a single program. & raceconditions · commo within · comm' may occul menimal comm? helad groups fol for coordination of o comm' may blo processing winks synchioniza in do dida sheling modelak data end parallelian within same program executor moderate data livel pseatlessin within thread group variable dola High deta level livel parallelism parallellem g > only achillate g > MPI, OpenMP eg -> distributed computing. ey -> vector processes News Intercont Inst Possides & hedules Cuda Care tour P PE PED DS3 MM2 Intal catabal convitetion contral relive Unit PS4 MM (PE+CU) PED DON Mp PE - making street Unit MM -) memby mobile cu - combel Unit. DS + Data Stream MACGREEN Clip Board

Jo Data Flow Models -

· Defects function derivation of data value with aid of Data Plows
indicating how key derived

Data Flow Diagrams-

· Functional modelling -> Greenachy of DFD-

· graphical representation of system - shows input to system processing up on inputs, the outpits of system is well as Internal data strehis.

· illustrate serie of transformation of competations performed

4 p ests of DFD -> 1) Processes · vinalised as highlud process system

2) Data Flows of fow of data by processes of data of process 3) Actals -> netive objects interact with yster

u) Duta Sterle -> passive object act as gepositous

oker parts -> constraints & data partel flower

data flow represented by -> directed are or an arrows. labelled with named data item.

Name > Midde Name


> last name

data store represented by - two parallel lines containing sales store sales store

Find any sales Any sales

Bolen Kennyakan Kunt

				Date / /	
The same of	*	Demand Dorven Comp	utation -		
hat		· general framework for deriving demand driven algorithm for interprocedural data flow analysis.			
A STATE OF THE PARTY OF THE PAR		interprocedulal data flow analysis.			
1-1		o goal -> reduce time g/or space overhead of covertianal exhaustre analysis by aveidig collection of into			
1					
1-1		· Reduction Machines/Lazy Competers.			
1		approach matches with fretional programming lugiage.			
1		result eaching many be incorported in delived algo.			
-		o of phoblem's thow function → distributive → devived algo provides as precise into as corresponding ashanstive and the second when regults all required.  Pappl"  Pappl"  Papple  Pa			
		provides às precise info as corresponding manorisements			
-		executed when regults are legisla. Hepl  NOVSC of shared memory.  Novsc of shared memory.  Agh degree of parallelistic digital signal processing, multimedia, applications, scientific applications,			
-		. Nouse of shall memory.  . high degree of parallelist digital signal processing, multimedia applications, scientifications, scientificati			
Name and Address of the Owner, where		application & freed lovel parallely			
Name and Address of the Owner, where	Feature	N-Wide Superscalar Archit	Nullilore Architecture	Multi Theaded	
Name of Street, or other Persons	frocusing unto	muliple execution a core units within a core	· Muliple independent	· single coll with these contex switching	
	parallelism	. Instruction wel	· Tasklerd (program)	. Johned level	
	Jype Benefits	· Improved performace	· significat restolmande	morared perfolace py thered level.	
111	Limitations	* Dimishing rehund with	· Inerest comploxity about	constell po multipore, are shead of context	
111	Typical Card	· Swatsfix Compling.) Image Vide Proceedy	· creal propose compiling,	Multiputing, web browning  I/O bound hys	
1	CAS				
		Clip Board	0	MACGREEN	



		DOM5 Page No.
		Date / /
	NUMA Multiprocessor	UMA multiprocessol.
	in execution into stages.	Breakis down instruction
	Non uniform (varies by location)	· Unifor (equal access time)
g grantificang p.	more complex, inutiple memory cts/s	· simples, simple mend
		· limited scalability
	performance higher (for workload,	lower performance
•	require mag passing b/ w processors	· Interprocess communication
	eg > HPC, large DBs	simpler and to shall
	- 2 Tabbara 2 And M. Del to St. up. Volum	
		Course of which the first the
100	in level parallelism with a pregres	s can earplait instruction
LIVER TO	- least parallelism in eventual basely	- Late Mala