

	<p align="center">B. M.S. COLLEGE OF ENGINEERING, BANGALORE-19 (Autonomous Institute, Affiliated to VTU) Department Name: CSE</p>		
<p align="center">Second INTERNALS – Online</p>			
Course Code : 19CS3PCCOA	Course Title : Computer Organization and Architecture		
Semester :3rd	Maximum Marks: 40	Date: 01-12-2020	
Faculty Handling the Course:	UV, BJ, MRP		
Instructions: <i>Internal choice is provided in Part C.</i>			

PART-A

Total 5 Marks (No choice)

No.	Question	Marks	CO No.	Level
1a	With neat diagram explain Bus Arbitration.	5M	1	1

PART-B

Total 15 Marks (No Choice)

Total 15 Marks (MCQs)														
No.	Question	Marks	CO No.	Level										
2a	<p>Consider a synchronous bus that operates according to the timing diagram in figure as given. The bus and the interface circuitry connected to it have the following parameters:</p> <table><tr><td>Bus driver delay</td><td>4ns</td></tr><tr><td>Propagation delay on the bus</td><td>5 to 12 ns</td></tr><tr><td>Address decoder delay</td><td>8 ns</td></tr><tr><td>Time to fetch the requested data</td><td>0 to 28 ns</td></tr><tr><td>Setup time</td><td>2.5 ns</td></tr></table> <p>a. What is the maximum clock speed at which this bus can operate?</p> <p>b. How many clock cycles are needed to complete an input operation?</p> <p>Note: Show the solving steps clearly and completely.</p>	Bus driver delay	4ns	Propagation delay on the bus	5 to 12 ns	Address decoder delay	8 ns	Time to fetch the requested data	0 to 28 ns	Setup time	2.5 ns	5M	1, 2	2
Bus driver delay	4ns													
Propagation delay on the bus	5 to 12 ns													
Address decoder delay	8 ns													
Time to fetch the requested data	0 to 28 ns													
Setup time	2.5 ns													

	<p>Timing diagram showing Clock, Address, and Bit line signals over four time intervals (1, 2, 3, 4). The circuit diagram shows a dynamic memory cell with a transistor T and capacitor C connected to a word line and bit line.</p>			
2b	<p>Consider the dynamic memory cell of as shown in Figure. Assume that $C = 40$ femtofarads (10^{-15} F) and that leakage current through the transistor is about 9 picoamperes (10^{-12} A). The voltage across the capacitor when it is fully charged is 5.5V. The cell must be refreshed before this voltage drops below 0.9V. Estimate the minimum refresh rate.</p> <p>Note: Show the solving steps clearly and completely.</p>	5M	1, 2	2
2c	<p>A block-set-associate cache consists of a total of 128 blocks divided into 4-block sets (i.e., four blocks per set). The main memory contains 4096 blocks, each consisting of 64 words.</p> <p>i. How many bits are there in a main memory address ?</p> <p>ii. How many bits are there in each of the TAG, SET and WORD fields ?</p> <p>Note: Show the solving steps clearly and completely.</p>	5M	1, 2	2

PART- C

Total 20 Marks (Choice)

No.	Question	Marks	CO No.	Level
3a	<p>I. Assuming 6-bit 2's-complement number representation, multiply the the following numbers using the normal Booth algorithm</p> <p>i. Multiplicand: 12 Multiplier = -5</p> <p>ii. Multiplicand: -10 Multiplier = -3</p> <p>II. Using Add-Shift method of multiplication multiply the Multiplicand M=00110 and Multiplier Q=01011</p>	10 M	2,3	3
OR				
3b	<p>Design 32-bit adder using 8-bit CLA adders. Calculate the number of gate delays for Sum and Carry signal.</p> <p>Note: Show the design with neat and complete diagram.</p>	10 M	2,3	3
4a	<p>Design a Memory of Size 4Mx32 using 1024Kx8 memory chips. Show the design with neat and complete diagram.</p>	10 M	2, 3	3

OR

4b	<p>A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.</p> <p>(a) Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address.</p> <p>(b) When a program is executed, the processor reads data sequentially from the following word addresses: 128, 144, 2176, 2180, 128, 2176 All the above addresses are shown in decimal values. Assume that the cache is initially empty. For each of the above addresses, indicate whether the cache access will result in a hit or a miss.</p>	10 M	2, 3	3
-----------	--	-----------------	-----------------	----------