Interrupt service routines – Edge triggered, Timer Periodic Interrupts, NVIC,

To understand the Interrupt structure in ARM Cortex M4 based MCU

## Why GPIO Interrupts?

- we have seen an example to control an onboard LED of STM32 using onboard switches such as SW1 and SW2.
- In that case, the microcontroller keeps checking the status of the push button by polling PA6 and PB10 bits of PORTA and PORTB of STM32 microcontroller.
- But one of the main drawbacks of the polling method is that microcontroller will have to check the status of input switches on every sequential execution of the code or keep monitoring continuously (Polling method).
- Therefore, external or GPIO interrupts are used to synchronize external physical devices with microcontrollers.
- Hence, instead of checking the status of input switches continuously, a GPIO pin which is configured as digital input, can be initialized to produce an interrupt whenever the state of the switch changes.
- A source of interrupt trigger can be on falling edges, rising edges or both falling and rising edges.
- In summary, use of external GPIO interrupts makes embedded system event driven, responsive and they make use of microcontroller's processing time and resources efficiently.

## **Nested Vectored Interrupt Controller (NVIC)**


The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 62 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4 with FPU.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

#### **Enable IRQ Clock**

#### RCC APB2 peripheral clock enable register (RCC\_APB2ENR)



Bit 14 **SYSCFGEN:** System configuration controller clock enable

Set and cleared by software.

0: System configuration controller clock disabled

1: System configuration controller clock enabled

## **Enable External Interrupt Configuration Register**

## SYSCFG external interrupt configuration register 1 (SYSCFG\_EXTICR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI	3[3:0]			EXT	2[3:0]			EXTI	1[3:0]			EXTI	0[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration (x = 0 to 3)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: Reserved

0110: Reserved

## SYSCFG external interrupt configuration register 2 (SYSCFG\_EXTICR2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI7[3:0] EXTI6[3:0]							EXTI	5[3:0]		EXTI4[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIx[3:0]**: EXTI x configuration (x = 4 to 7)

These bits are written by software to select the source input for the EXTIX external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: Reserved

0110: Reserved

### SYSCFG external interrupt configuration register 3 (SYSCFG\_EXTICR3)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI11[3:0] EXTI10[3:0]							EXTI	9[3:0]		EXTI8[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration (x = 8 to 11)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: Reserved

0110: Reserved

## SYSCFG external interrupt configuration register 4 (SYSCFG\_EXTICR4)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI15[3:0] EXTI14[3:0]								EXTI1	3[3:0]			EXTI1	12[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIx[3:0]**: EXTI x configuration (x = 12 to 15)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: Reserved

0110: Reserved

#### **Enable The Interrupt Mask register**

#### Interrupt mask register (EXTI\_IMR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	4				MR22	MR21	Pose	erved	MR18	MR17	MR16
				Reserve	u	rw	rw	Nese	erveu	rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 MRx: Interrupt mask on line x

0: Interrupt request from line x is masked

1: Interrupt request from line x is not masked

Figure 30. External interrupt/event GPIO mapping



### **External interrupt/event GPIO mapping**

Embedded Systems ARM cortex M4 NVIC concepts

#### **Select The Interrupt Trigger (1)**

#### Rising trigger selection register (EXTI\_RTSR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Paganya	۸				TR22	TR21	Poor	an rad	TR18	TR17	TR16
	Reserved										Reserved		rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx:** Rising trigger event configuration bit of line x

0: Rising trigger disabled (for Event and Interrupt) for input line

1: Rising trigger enabled (for Event and Interrupt) for input line

#### **Select The Interrupt Trigger (2)**

#### Falling trigger selection register (EXTI\_FTSR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Paganya	d				TR22	TR21	Poor	nuad	TR18	TR17	TR16
	Reserved										Reserved		rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx:** Falling trigger event configuration bit of line x

0: Falling trigger disabled (for Event and Interrupt) for input line

1: Falling trigger enabled (for Event and Interrupt) for input line.

#### **Enable NVIC**

```
; External Interrupts
                                          ; Window WatchDog
        WWDG IRQHandler
DCD
        PVD IRQHandler
DCD
                                          ; PVD through EXTI Line detection
DCD
        TAMP STAMP IRQHandler
                                           ; Tamper and TimeStamps through the EXTI line
DCD
        RTC WKUP IRQHandler
                                           ; RTC Wakeup through the EXTI line
DCD
        FLASH IRQHandler
                                           ; FLASH
DCD
        RCC IRQHandler
                                           ; RCC
DCD
        EXTIO IRQHandler
                                           ; EXTI Line0
DCD
        EXTI1 IRQHandler
                                           ; EXTI Linel
DCD
        EXTI2 IRQHandler
                                           ; EXTI Line2
DCD
        EXTI3 IRQHandler
                                           ; EXTI Line3
                                           ; EXTI Line4
DCD
        EXTI4 IRQHandler
DCD
        DMA1 Stream0 IRQHandler
                                           ; DMA1 Stream 0
DCD
        DMA1 Streaml IRQHandler
                                           ; DMA1 Stream 1
DCD
        DMA1 Stream2 IRQHandler
                                           ; DMA1 Stream 2
DCD
        DMA1 Stream3 IRQHandler
                                          : DMA1 Stream 3
DCD
        DMA1 Stream4 IRQHandler
                                          ; DMA1 Stream 4
DCD
        DMA1 Stream5 IRQHandler
                                          ; DMA1 Stream 5
        DMA1 Stream6 IRQHandler
                                          ; DMA1 Stream 6
DCD
DCD
        ADC IRQHandler
                                           ; ADC1, ADC2 and ADC3s
DCD
                                           : Reserved
        0
DCD
                                           ; Reserved
DCD
                                           ; Reserved
DCD
                                           ; Reserved
DCD
        EXTI9 5 IRQHandler
                                           ; External Line[9:5]s
        TIM1 BRK TIM9 IRQHandler
DCD
                                           ; TIM1 Break and TIM9
        TIM1 UP TIM10 IRQHandler
DCD
                                           ; TIM1 Update and TIM10
                                           ; TIM1 Trigger and Commutation and TIM11
DCD
        TIM1 TRG COM TIM11 IRQHandler
DCD
        TIM1 CC IRQHandler
                                           ; TIM1 Capture Compare
DCD
        TIM2 IRQHandler
                                           ; TIM2
```

#### **Enable NVIC**

```
TIM3 IRQHandler
                                       ; TIM3
DCD
DCD
       TIM4 IRQHandler
                                       ; TIM4
DCD
       I2C1 EV IRQHandler
                                       ; I2Cl Event
       I2C1 ER IRQHandler ; I2C1 Error
DCD
       I2C2 EV IRQHandler ; I2C2 Event
DCD
       I2C2 ER IRQHandler
DCD
                                       ; I2C2 Error
DCD
       SPI1 IRQHandler
                                       ; SPI1
       SPI2 IRQHandler
DCD
                                       ; SPI2
       USART1 IRQHandler
DCD
                                       ; USART1
       USART2 IRQHandler
DCD
                                       ; USART2
DCD
                                       ; Reserved
DCD
                                       ; External Line[15:10]s
       EXTI15 10 IRQHandler
       RTC Alarm IRQHandler
DCD
                                       ; RTC Alarm (A and B) through EXTI Line
       OTG FS WKUP IRQHandler
                                       ; USB OTG FS Wakeup through EXTI line
DCD
DCD
                                       : Reserved
DCD
                                       ; Reserved
DCD
                                       ; Reserved
DCD
                                       : Reserved
       DMA1 Stream7 IRQHandler
                                       ; DMA1 Stream7
DCD
DCD
                                       : Reserved
DCD
       SDIO IRQHandler
                                       ; SDIO
DCD
       TIM5 IRQHandler
                                       ; TIM5
DCD
       SPI3 IRQHandler
                                       : SPI3
DCD
                                       ; Reserved
DCD
                                       ; Reserved
DCD
                                       : Reserved
DCD
                                       ; Reserved
DCD
       DMA2 Stream0 IRQHandler
                                      ; DMA2 Stream 0
       DMA2 Streaml IRQHandler
DCD
                                       ; DMA2 Stream 1
       DMA2 Stream2 IRQHandler
                                       : DMA2 Stream 2
DCD
```

#### **Enable NVIC**

```
// EXTI9 5 interrupt handler
void EXTI9 5 IRQHandler(void)
    // Do Something
// EXTI15 10 interrupt handler
void EXTI15 10 IRQHandler(void)
    //Do Something
```

#### Pending register (EXTI\_PR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Posorvo	٨				PR22	PR21	Pose	erved	PR18	PR17	PR16
	Reserved							rc_w1 rc_w1			rc_w1	rc_w1	rc_w1		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PR15	PR14	PR13	PR12	PR11	PR10	PR9	PR8	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **PRx:** Pending bit

0: No trigger request occurred

1: selected trigger request occurred

This bit is set when the selected edge event arrives on the external interrupt line.

This bit is cleared by programming it to '1'.

## **Experiment- Interrupt Demonstration**

- PA6 & PB10 as external interrupt source
- PC14 as output

# Thank You