

# Free Space Management

1) → Defragmentation / Compaction :-

16	FS(2)
14	P <sub>3</sub> (8)
6	FS(2)
4	0.5

RAM



Defragmented RAM

16	FS(4)
12	P <sub>3</sub>
4	0.5

Free Space also joint

It is Changing 'Relocation

Register Base Value

from 6 to 4

Now, P<sub>3</sub> of 3 KB can be allocated

\* Dynamic Partitioning suffers from External fragmentation. (Free Spaces are not contiguous)

\* Compaction to minimize the Probability of External fragmentation.

\* All the free Partitions are made Contiguous, and all the loaded Partitions are brought together.


By applying this technique, we can store the bigger Processes in the memory. The free Partitions are merged which can now be allocated according to the needs of new Processes. It is called "Defragmentation".

\* the efficiency of the System is ↓ in the case of Compaction. Since all the free Spaces will be transferred from several places to single place.

Limitations → overhead

2) → How free Space is stored / Represented in OS?

Ans → Free holes in the memory are represented by a free list (Linked-List Data Structure).



3) How to Satisfy a request of a 'n' Size from a list of free holes?

Sol → Various algorithms which are implemented by OS in order to find out the holes in the linked list and allocate them to the Processes. (F.L.)

a) First Fit: \* allocate the 1<sup>st</sup> hole that is big enough.  
\* Simple and easy to implement.  
\* Fast / Low time Complexity. (+ve)

\* Request: <90 KB>  
\* F.L.: 50 → 100 → 90 → 200 → 100 → Null  
\* New F.L.: 50 → 10 → 90 → 200 → 10 → Null

b) Next Fit: \* Enhancement on 1<sup>st</sup> fit but starts search always from allocated hole.  
\* Same advantages of 1<sup>st</sup> fit.

\* Request <90 KB>  
\* F.L.: 50 → 90 → 10 → 90 → 200 → 100 → Null  
\* It will start searching from here for next allotment (P<sub>2</sub> - 110 KB)

c) Best Fit: \* Allocate Smallest hole that is big enough  
\* Lesser internal Fragmentation (+ve)

\* Leave Least Internal fragmentation May Create many small holes and Cause major External fragmentation.  
\* Req = 90  
\* F.L.: 50 → 100 → 90 → 200 → 100 → Null  
\* Slow, as required to iterate whole 1<sup>st</sup> hole list

d) Worst Fit: \* allocate the largest hole that is big enough

\* for 200 it will be allocated \* Slow, as required to iterate whole free hole list  
\* Leave larger holes that may accommodate other Processes.  
\* Less External fragmentation (+ve)



## "Paging / Non-Contiguous Memory Allocation"

→ The main disadvantage of Dynamic Partitioning :-

\* It External Fragmentation.


\* Can be removed by Compaction, but with overhead

\* we need more dynamic / flexible / optimal mechanism, to load Process in the Partition.

→ Idea Behind Paging :-

\* If we have only 2 small non-contiguous free holes in the memory, say 1 KB each.

\* If OS wants to allocate RAM to a Process of 2 KB, in Contiguous allocation, it is not possible, as we must have Contiguous memory Space available of 2 KB (External fragmentation)



→ Paging :-

\* Paging is a memory-management Scheme that permits the physical address Space of a Process to be 'non-contiguous'.

- \* It avoids External Fragmentation and need of Compaction.
- \* Idea is to divide physical memory into fixed-sized blocks called 'Frames', along with divide logical memory into blocks of same size called 'Pages'.  
(# Page Size = frame Size)

① Page Size: It is usually determined by the Processor architecture. Traditionally, Pages in a System had uniform size, such as 4,096 bytes. However, Processor designs often allow 2<sup>nd</sup> more, sometimes simultaneously, Page Size due to its benefits.

② Page Table:

- \* A data structure stores which Page is mapped to which frame.
- \* The Page table contains the base address of each Page in the physical memory.

\* Every address generated by CPU (logical address) is divided into 2 parts: ① Logical address Space: **P | d**

i) Page number (P) and ii) Page offset (d)

- \* P is used as an index into a Page table to get base address of the corresponding frame in physical memory.

< Logical memory  
(Process P) >


Page 0
Page 1
Page 2
Page 3

Page table	
Page	Frame
0	1
1	4
2	3
3	7

0	
1	Page 0
2	
3	Page 2
4	Page 1
5	
6	
7	Page 3

< Paging Model of logical & physical memory >





1/1

\* Logical Address of  $P_0 \rightarrow 64$  bytes:  $2^6 = 64$  : 6 bits are required

6 bits  $\rightarrow 25 \rightarrow 011001$   
 (P)  $\leftarrow$  Page no  $\rightarrow$  offset (d)  $\rightarrow$  offset base address (9)  
 (16 + 9  $\rightarrow$  25)  
 (Page no) (offset)

② In Physical address;  $121 \Rightarrow 1111001$  :  $112 + 9 \Rightarrow 121$

{it will only vary}  $\leftarrow$  (frame #) & {it will be same}

\* Logical Address  $\rightarrow 011001$

\* Physical Address  $\rightarrow$  Address  $\rightarrow 1111001$   
 (to allocate this Page table is used) Same

② Page table is stored in main memory at the time of Process Creation and its base address is stored in PCB.

③ \* Page table base register (PTBR) is present in the system that points to the current page table. Changing page tables requires only this register, at the time of context-switching.

Q) How Paging avoids External Fragmentation?

Ans Non-contiguous allocation of the pages of the process is allowed in the random free frames of physical memory.

Q) Why Paging is slow and how do we make it fast?

Ans There are too many memory references to access the desired location in physical memory.

↓

\* We can't search a physical address directly;  $2^{32}$  after knowing logical address, we should go with page table to know offset and later we can search desired location in physical address (RAM)


↳ To overcome this we use 'TLB'.





## Paging → Problem

- \* Pages are ÷ into fixed size bits.



∴ It Causes overhead &

time delay

(we use Segmentation to — / — / —  
Overcome this)

- \* TLB access time of Cost >> Main memory access time of Cost.
- \* Whenever there is a Context Switch we need to flush the previous TLB So as to maintain Security.

TLB is reset after Context Switching (But it is cost effective).  
So we use unique Identifiers that will identify unique Processes.

	ASID	Pg no	Frame no
P <sub>1</sub> →	0	10	100
P <sub>1</sub> →	1	10	101

"if P<sub>1</sub> of 10 enters" → it will be missed  
due to mismatch in ASID

⇒ TLB Can have multiple entries of multiple Process with "ASID"

## "Segmentation / Non-Contiguous Memory Allocation" (See up)

- \* An important aspect of memory management that become Unavoidable with Paging is Separation of user's view of memory from the actual physical memory.

① Segmentation is memory management technique that Supports the user view of memory.

- \* A logical address space is a collection of Segments, then Segments are based on 'user View' of logical memory.
- ② Each Segment has Segment number and offset, defining a Segment. <Segment-number, offset> {S, d}

\* Process is ÷ into 'variable Segments based on user view'.


\* Paging is closer to op rather than user. It divides all the Processes into the form of Pages although a Process can have some relative parts of fun<sup>n</sup> which need to be loaded in the same Page.

## \* Segmentation.

\* diff. Segments \* Varying Sizes \* user view Priority  
\* Variable Partition to logical address space


< 4 KB > `fun() { code }`

Eg:



\* OS doesn't care about user's view of the process. It may divide the same fun<sup>n</sup> into different pages and those pages may or maynot be loaded at the same time into the memory. It decreases the efficiency of system.

\* It is better to have Segmentation which divides the process into segments. Each segment contains the same type of fun<sup>n</sup>. Such as the main function can be included in one segment and the library functions can be included in other segment.



Tough: addressing error


## ① Advantages :-

- 1) No internal fragmentation
- 2) Size of Segment table < Size of page table
- 3) 1 Segment has a contiguous allocation, hence efficient working within segment.
- 4) It results in more efficient system because the compiler keeps the same type of fun<sup>n</sup> in one segment.





$(P, S_1)$   
 $(P_0, S_0)$



$\langle P_1 \rightarrow S_0 \rightarrow 2KB \rangle$

$S_1 \rightarrow 3KB$  (cannot be allocated)

## ① Disadvantages:

→ External fragmentation

→ The different size of segment is not good that the time of swapping.


→ Modern System architecture provides both segmentation and paging implemented in some hybrid approach.

Address Space

Segment table

Physical memory


⇒



⇒

Limit	Base
1000	1400
900	6300
400	4300
1100	3200
1000	4400

⇒



Eg.  $S_2 : 4300 + 53 = 4353$

↓  
{ Logical Address }