Free Space Management

1)→ **Defragmentation / Compaction :-**



* Dynamic Partitioning Suffers from External fragmentation. (Free Spaces are not Contiguous)
* Compaction to minimize the Probability of External fragmentation.
* All the free Partitions are made Contiguous, and all the loaded Partitions are brought together.
* By applying this technique, we Can Store the bigger Processes in the memory. The free Partitions are merged which Can now be allocated according to the needs of new Process. It is Called "Defragmentation".
* the efficiency of the System is used in the Case of Compaction Since all the free Spaces will be transferred from Several Places to Single Place.

*It is Changing 'Relocation Register Base value' from 6 to 4

Now, P5 of 3KB Can be alloted

Limitation → overhead

2)→ **How free Space is Stored / Represented in OS?**

Ans→ Free holes in the memory are represented by a free List (Linked-List Data Structure).



3) How to Satisfy a request of a 'n' Size from a list of free holes?

Sol → Various algorithms which are implemented by OS in order to find out the holes in the linked list and allocate them to the Processes:

a) First Fit: * allocate the 1st hole that is big enough.
* Simple and easy to implement.
* Fast / Less time Complexity. (+ve)

*) Request: <90 KB>
*) FL:- 50 → 100 (allocated) → 90 → 200 → 50 → Null
*) Newn: 50 → 10 → 90 → 200 → 50 → Null

b) Next Fit: * Enhancement on 1st fit but Starts Search always from allocated hole.
* Same advantages of 1st fit.

*) Request <90 KB>
*) FL: 50 → 90|10 → 90 → 200 → 50 → Null
↗ It will start Searching from here for next allotment (P_5 - 110 KB)

c) Best Fit: * Allocate Smallest hole that is big enough
* Lesser internal Fragmentation (+ve)
* May Create many Small holes and Cause major External fragmentation
* Slow, as required to iterate whole 1st holes list

*) Leave: Least internal fragmentation
*) Req = 90 (then)
NL: 50 → 100 → 90 → 200 → Null
(Node out)

d) Worst Fit: * Allocate the largest hole that is big enough
* Slow, as required to iterate whole free holes list
* Leaves larger holes that may accommodate other Processes.
* Lesser External fragmentation (+ve)

*) for 200 it will be alloted
↳ 90|110
200

"Paging / Non-Contiguous Memory Allocation".

→ The main disadvantage of Dynamic Partioning :-

* It is External Fragmentation.
* Can be removed by Compaction, but with overhead
* we need more dynamic / flexible / optimal mechanism, to load Process in the Partition.

→ Idea Behind Paging :-

* If we have only 2 Small non-contiguous free holes in the memory, Say 1 KB each.
* If OS wants to allocate RAM to a Process of 2 KB, in Contiguous allocation, it is not possible, as we must have Contiguous memory Space available of 2 KB (External fragmentation)



→ Paging :-

* Paging is a memory-management Scheme that Permits the physical address Space of a Process to be 'non-contiguous'.

__/__/____

* It avoids External Fragmentation and need of Compaction.
* Idea is to divide physical memory into fixed-sized blocks called 'Frames', along with divide logical memory into blocks of same size called 'Pages'.
(Page Size = frame Size)

⊙ Page Size: It is usually determined by the Processor architecture. Traditionally, Pages in a System had uniform Size, such as 4,096 bytes. However, Processor designs often allow 2 or more, sometimes simultaneous, Page Size due to its benefits.

⊙ Page Table: → It is stored in 'memory' ⊙ Each Process has its 'Pagetable'

* A data Structure Stores which Page is mapped to which frame.
* The Page table Contains the base address of each Page in the physical memory.

* Every address generated by CPU (logical address) is divided into 2 Parts: ⊙ Logical address Space : [p | d]
i) Page number (p) and ii) Page offset (d).
* p is used as a index into a Page table to get base address of the Corresponding frame in physical memory.



Paging Model of logical & physical memory

__/__/____

* Logical address of P_0 → 64 bytes : $2^6 = 64$: 6 bits are required

Eg: 6 bits → 25 → 011001 → offset base address (9)

(P) ← Page no → offset (d) (16+9 → 25)

(P) (d) (Page no + offset)

⊙ In Physical address; 121 => 111001 : 112+9 => 121

{it will only vary} ← (frame #) & (it will be same)

*) Logical address → 0 111 001

*) Physical Address → 1111 001 (Address)

(to allocate this Page table is used) Same

⊙ Page table is stored in main memory at the time of Process Creation and its base address is stored in PCB.

⊙ A Page table base register (PTBR) is present in the System that points to the current Page table. Changing Page tables requires only this register, at the time of Context-Switching.

Q) How Paging avoids External Fragmentation?

Sol) Non-Contiguous allocation of the Pages of the Process is allowed in the random free frames of physical Memory.

Q) Why Paging is Slow and how do we make it fast?

Sol) There are too many memory references to access the desired location in physical memory.

↓

*) We can't reach a physical address directly; i.e. 2^{32} of it. Knowing logical address, we should go with Page table to know offset and later we can reach reach desired location on physical address (RAM)

↳ To overcome this we use 'TLB'.

* Internal Fragmentation in Paging :-

Empty 1KB → this causes internal fragmentation of 1 KB

⇒ TLB {Translation Look-aside buffer (TLB)}.

* ✓ Hardware Support to Speed up paging Process.
* It's hardware Cache, high Speed memory.
* TBL has key and Value.
* Page Table is Stored in main memory & because of this when the memory reference is made, the translation is Slow.
* when we are retrieving physical address using Page table, after getting frame address Corresponding to the Page Number, we put an entry of that into TLB. So that next time, we can get the values from TLB directly without referencing actual Page table. Hence, make Paging Process faster.
* 'TLB hit' of TLB Contains the mapping for the requested logical address.
* Address Space Identifier (ASID's) is Stored in each entry of TLB. ASID uniquely identifies each Process & is used to Provide address Space Protection & allow to TLB to Contain entries for Several different Processes.
* when TLB attempts to resolve Virtual Page numbers, it ensures that the ASID for the Currently Executing Process matches ASID associated with virtual Page. If it doesn't match, the attempt is treated as TLB miss.

Paging Hardware with TLB



Generally done ⇒

Paging → Problem

* Pages are ÷ into fixed Size bits.

Eg fun()
{ Code
}
(4KB)



∴ It Causes Overhead of time delay
Can we Segmentation to ___/___/___ Overcome this)

* TLB accesstime & Cost >> Main memory accesstime & Cost.,
* Whenever there is a Context Switch we need to flush the previous TLB So as to maintain Security.
* TLB is reset after Context Switching (But it is Cost effective).
* So we use unique Identifiers that will identify unique Processes.

	ASID	Pg no	Frame no
$P_0 \rightarrow$	0	10	100
$P_1 \rightarrow$	1	10	101

"if P_1 of 10 enter" → it will be missed due to mismatch in ASID

* TLB Can have multiple entries of multiple Process with "ASID"

"Segmentation | Non-Contiguous Memory Allocation" (See u/1)

* An important aspect of memory management that become unavoidable with Paging is Seperation of user's view of memory from the actual physical memory.

⊙ Segmentation is memory management technique that Supports the user view of memory.

* A logical address Space is a Collection of Segments, these Segments are based on 'user View' of logical memory.

⊙ Each Segment has Segment number and offset, defining a Segment. <Segment-number, offset> {s, d}

* Process is ÷ into 'variable Segments based on user view'.
* Paging is closer to OS rather than user. It divides all the Processes into the form of Pages although a Process can have Some relative Parts of fun" which need to be loaded in the Same Page.

__/__/____

★ **Segmentation** : x diff. Segments x Varying Size * user view Priority * Variable Partition to Logical Address Space



★ O.S doesn't Care about user's view of the Process. It may divide the Same fun^n into different Pages and those Pages may ~~(a)~~ may not be loaded at the Same time into the memory. It ↓ces the efficiency of System.

★ It is better to have Segmentation which divides the Process into Segments. Each Segments contains the Same type of fun^n. Such as the main function Can be included in one Segment and the library functions Can be included in other Segment.



Eg: 01 111
s d
(1) (7)

⊙ **Advantages** :-

1) No internal fragmentation 2) Size of Segment table < Size of page table
3) 1 Segment has a Contiguous allocation, hence efficient working within Segment.
4) It results in more efficient System because the Compiler keeps the Same type of fun^n in one segment.



$\langle P_1 \rightarrow S_0 \rightarrow 1KB \rangle$

$S_1 \rightarrow 3KB$ (cannot be allocated)

① **Disadvantages:**

a) External fragmentation

b) The different size of segment is not good that the time of swapping.

*) Modern System architecture Provides both Segmentation and Paging implemented in some hybrid approach.



Eg. S_2 : 4300 + 53 = 4353

{Logical Address}