Verilog (contd..)

Dataflow modelling

- It provides means of describing a circuit by a Boolean function rather than explicitly incorporating the gates.
- It uses different operators which act on operands to produce the desired results.
- It usually use “assign” keyword for continuous assignment. Using this assignment, a value is assigned to a net (wire).

halfadder_dataflow.v - D:/codes

```
1  // Dataflow design
2
3  module halfadder_dataflow(a,b,sum,carry);
4  input a,b;
5  output sum,carry;
6  assign sum=a^b;
7  assign carry=a&b;
8  endmodule
```

```
module add_8bit ( input [7:0] a, b, input ci,
                  output [7:0] s, output co );
   assign {co, s} = a + b + ci;
endmodule
```

(f) 2×1 MUX using DM.

```
module ~~2x1mux~~ 2. mux_df (y, a, b, s);
output y;
input a, b, s;
assign y = (~s & a) | (s & b);
endmodule.
```




```
assign y = s ? b : a;
```

Problem Design a 2×4 decoder using DM.



E	A	B	Y_3	Y_2	Y_1	Y_0
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

$Y_0 = E\bar{A}\bar{B}$ $\quad Y_1 = E\bar{A}B$

$Y_2 = EA\bar{B}$ $\quad Y_3 = EAB$.

```
module decoder_df (y, a, b, e);
output [3:0] y;
input a, b, e;
assign y[0] = (e & ~a & ~b);
assign y[1] = (e & ~a & b);
assign y[2] = (e & a & ~b);
assign y[3] = (e & a & b);
endmodule
```

→
```
assign y[0] = - - - ;
       y[1] = - - - ;
       y[2] = - - ;
       y[3] = - - ;
```

(2)

```
module FA_df (S, Cout, x, y, Cin);
output S, Cout;
input x, y, Cin;
assign S = (x ^ y ^ Cin);
assign C = ((x & y) | (y & Cin) | (x & Cin));
endmodule
```




```
assign {Cout, S} = x + y + Cin.
```

(MSB, LSB)

(3) 8-bit RCA.

```
module 8bit_RCA (input [7:0] a, b, input ci,
                 output [7:0] s, output co);
assign {co, s} = a + b + ci;
endmodule.
```

↳ 9-bits.