
Generic statements in VHDL

- GENERIC declarations allow the specification of generic parameters (that is, generic constants, which can be easily modified or adapted to different applications). Their purpose is to parameterize a design, conferring the code more flexibility and reusability.
- Generic declarations can be done within the ENTITY declaration.
 GENERIC is the only declaration allowed before the PORT clause, which causes such constants to be truly global because they can be used even in the PORT specifications.
- A simplified syntax for GENERIC declarations is shown below.

Example of a generic multiplexer



```
library ieee:
use ieee.std logic 1164.all;
-- n --> no. of bits in input/ouput line
-- m --> no. of bits in select line
entity mux is
        qeneric (n: natural:=8;
                 m: natural:=2);
        port (mux inp1: in std logic vector (n-1 downto 8);
              mux inp2: in std logic vector (n-1 downto 8);
              mux inp3: in std_logic_vector (n-1 downto 8);
              mux inp4: in std logic vector (n-1 downto 0);
              sel: in std logic vector (m-1 downto 0);
              mux out: out std logic vector(n-1 downto 8));
lend mux:
architecture my arch of mux is
begin
        mux out <= mux inp1 when sel="00" else
                   mux inp2 when sel="01" else
                   mux inp3 when sel="10" else
                   mux inp4:
end my arch:
```

Generate Statement

- GENERATE is another concurrent statement. In its most popular form, it is equivalent to the sequential statement LOOP in the sense that it too is employed to have a section of code repeated a number of times.
- FOR-GENERATE statement is used to create multiple instances of a section of code. A simplified syntax for it is shown below. Notice that a label is required and that the word BEGIN is only needed when declarations are made.

```
label: FOR identifier IN range GENERATE
  [declarative_part
  BEGIN]
  concurrent_statements_part
  END GENERATE [label];
```

Generate statement with component instantiations

```
20 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
21
22
23
   entity rca is
       Port ( a : in STD LOGIC VECTOR (7 downto 0);
24
              b : in STD LOGIC VECTOR (7 downto 0);
25
26
             cin : in STD LOGIC;
              sum : out STD LOGIC VECTOR (7 downto 0);
27
             cout : out STD LOGIC);
28
29
   end rca;
30
   architecture generate components of rca is
32 component fa
      port(x,y,z: in std logic; s,c: out std logic);
33
34 end component;
35 signal carry: std logic vector(8 downto 0);
36 begin
37 carry(0) <= cin;</pre>
38 gen loop: for i in 0 to 7 generate
39 c1:fa port map(a(i),b(i),carrv(i),sum(i),carrv(i+1));
40 end generate;
41 cout<=carry(8);</pre>
42 end generate components;
```

Generate statement with Boolean expressions

```
library IEEE;
20
21
    use IEEE STD LOGIC 1164 ALL;
22
23
   entity rca is
         Port ( a : in STD LOGIC VECTOR (7 downto 0);
24
                b : in STD LOGIC VECTOR (7 downto 0);
25
26
                cin : in STD LOGIC;
               sum : out STD LOGIC VECTOR (7 downto 0);
27
              cout : out STD LOGIC);
28
29 end rca;
30
   architecture generate beg of rca is
31
    signal c: std logic vector(8 downto 0);
   begin
33
34 c(0) <= cin;
35 gen: for i in 0 to 7 generate
36
              sum(i) \le a(i) xor b(i) xor c(i);
37
              c(i+1) \leftarrow (a(i) \text{ and } b(i)) \text{ or } (b(i) \text{ and } c(i)) \text{ or } (c(i) \text{ and } a(i));
38 end generate;
39 cout<=c(8);
   end generate beq;
40
```