

Simulation

VHDL Test Bench

Simulation


- Types of Simulation
 - Trace Simulation
 - Steps
 - Analog






- Digital
 - Event driven simulation
 - Events, trigger computation
 - Events on inputs / internal signals

Simulation





Sequential Circuit

Cycle based simulation

Simulated every clock cycle

Simulation Time

- Event time at which computation happens
- Events are ordered chronologically

Simulation Cycle

- Resolving concurrency, by sequential computation
- Delta delay

Simulation Cycle - Timing

```
3 ns
                     5 ns
architecture dflow of ckt1 is
begin
 y <= c nor x after 5 ns;
 x \le a and b after 3 ns;
end dflow;
```

• Issue 1: Order of statements

- Resolving concurrency order
 of concurrent statements may not
 mach the data flow.
- Solution: Event driven computation
- Feedback
- Solution Keep computing till stable.

Simulation Cycle – Functional/Logic

```
a x
b
c


architecture dflow of ckt1 is
begin

y <= c nor x;

x <= a and b;
end dflow;
```

Digital Simulation.

- · Combinational circuit => Event-obviven Simulation
- · Sequential circuit => Cycle based Simulation
 () Simulated every clock cycle.
- · What is Simulation time?
- Event time at which the compulation happens.
- Events are ordered chronologically.



directure dataflow of cet is begin

Y <= c nor or after 5 ns;

X <= a and b after 3 ns;

end dataflow;

Rules of resolving Concurrency.

=> order of concurrent statements may not match the data flow.

=) Solution; & Simulator has to do event driven Simulation


look at the RHS of the stames & Simulate the in any statement there is any event, compute that Statement

	Time (ns)	٨	b .	C	X	Υ.
•	y 0	t	t	0	1/	0
	100	0.	1	0		
	108+3				0	0
	108+3+5				*	1
Sim	M ·				0	1
ti	me.					
			ļ	•	1	1

Timing Simulation is used to generate clock Signal when we will write testbench for a Segmential circuit.

CLK <= NOT CLK after 10 ns;





Delta delay is inserted by the Simulator during the computation 4 assignment to resolve the problem of Concurring.

Summary

Types of simulation

- Analog simulation an analog signal is divided into intervals. And, for each interval the computation is done (SPICE Simulation).
- Digital simulation in digital scenario, the simulator need to do the computation only when the signal change and that is called event driven simulation, a new event will trigger the computation. Event can be on inputs or internal signal within the circuit.

Simulation time

- Simulation time is not the real time, it is not the time when the simulator takes to do the computation. It is the time at which the event happens.
- Simulation cycle resolves concurrency by sequentially ordering the simulation times.
- Simulator supports both functional simulation (where delay statements are deliberately put to resolve concurrency) as well as logic simulation (where there is no explicit delay in between concurrent statements.

Delta Cycle

- In logic simulation, simulators add a conceptual very small delay called 'delta delay' which keeps track of the sequence of computation.
- The simulation cycle (functional simulation) and delta cycle (logic simulation) basically resolve the concurrency from the concurrent statements which may be in any order or it may not match the flow of the data.
- Solution is event driven computation or simulation. It would look for an event at the right hand side and keep computing until everything is stabilized.
- Delta cycle can also deal with simulation of concurrent statements describing any feedback connection.