

Problem set 4:


① Design the following arbitrary sequence counter using VHDL. Verify its behaviour by writing a test-bench.

$0 \rightarrow 1 \rightarrow 4 \rightarrow 2 \rightarrow 6 \rightarrow 5 \rightarrow 9 \rightarrow 12 \rightarrow 0 \rightarrow \dots$ Repeat

[Don't forget to include an asynchronous Reset i/p]

Hints:-

(i) Consider the concept of Moore machine to design this counter.



(ii) Combinational logic is defined by the State-transition graph.

$$\text{Next-state} = f(\text{Present state})$$

$$\text{Count} \Leftarrow \text{Present state}$$

(iii) Write two Concurrent processes within the architecture.

✓ One for the registers \Rightarrow Process(clk, rst)

✓ Another one for the Combinational logic.

~~Comb~~ \downarrow process(present-state).




② Design an up-down loadable counter with ~~two~~
synchronous i/Ps: 'ld', 'dir', & 'din'.

4-bit
 ↓ ↓ ↓
 1-bit 1-bit 4-bit

and one asynchronous i/P: 'rst', with following

Specifications:



(i). When 'ld' will be set to 1, the data i/p ~~will be~~ (din) will be loaded into the Counter and the count value will be updated from the loaded value based on the 'dir' signal. 'ld' is a synchronous i/p.

(ii) { 'dir' = '1' → enable 'up-count'
 { 'dir' = '0' → n down-count .

↳ Synchronous i/P .

(iii) 'rst' is a normal asynchronous reset i/p of the Counter.

Reset

(iv) 'din' is a 4-bit data input line. This i/p value will be loaded into the Counter if and only if synchronous to 'ld' input is set to '1'.

(v) The priority of 'ld' is higher than that of 'din'.

Verify ~~the~~ your design by writing an appropriate test-bench code.

