



4-bit

* How to design a Counter (up-counter)?



CLK. (+ve edge triggered).



VHDL codes examples

Counter


Any problem with this code?

```
20 -----
21 library IEEE;
22 use IEEE.STD_LOGIC_1164.all;
23
24 entity counter is
25     Port ( clk : in  STD_LOGIC;
26           reset : in  STD_LOGIC;
27           count : out STD_LOGIC_VECTOR (3 downto 0));
28 end counter;
29
30 architecture Behavioral of counter is
31 begin
32     process(clk,reset)
33     begin
34         if (reset = '1') then
35             count <= "0000";
36             --count <= (others=>'0');
37         elsif (rising_edge(clk)) then
38             count <= count+1;
39         end if;
40     end process;
41 end Behavioral;
```

```

21 library IEEE;
22 use IEEE.STD_LOGIC_1164.all;
23 use ieee.std_logic_unsigned.all;
24
25 entity counter is
26     Port ( clk : in  STD_LOGIC;
27           reset : in  STD_LOGIC;
28           count : buffer STD_LOGIC_VECTOR (3 downto 0));
29 end counter;
30
31 architecture Behavioral of counter is
32 begin
33 process(clk,reset)
34 begin
35     if (reset = '1') then
36         count <= "0000";
37         --count <= (others=>'0');
38     elsif (rising_edge(clk)) then
39         count <= count+1;
40     end if;
41 end process;
42 end Behavioral;

```


 This must be declared in order to use arithmetic operator (+,*,-,etc.) with object with data type: std_logic and std_logic_vector.

- Count has been declared as 'buffer' in port declaration to circumvent the problem of signal assignment.
- Any signal port which is declared as 'buffer' can be accessed internally. However, 'buffer' usage is usually avoided in a standard design practice. Otherwise, you may face problem in future if your designed module is interfaced with any other standard module (designed by some people).
- We use usually internal signals or variables (within the process) to avoid the usage of 'buffer' type port.

4-bit up counter by using signal

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.all;
22 use ieee.std_logic_unsigned.all;
23
24 entity counter2 is
25     Port ( clk : in  STD_LOGIC;
26           reset : in  STD_LOGIC;
27           count : out STD_LOGIC_VECTOR (3 downto 0));
28 end counter2;
29
30 architecture Behavioral of counter2 is
31     signal tmp_count: std_logic_vector(3 downto 0);
32 begin
33     process(clk,reset)
34     begin
35         if (reset = '1') then
36             tmp_count <= (others=>'0');
37         elsif (rising_edge(clk)) then
38             tmp_count <= tmp_count+1;
39         end if;
40     end process;
41     count<=tmp_count;
42 end Behavioral;
```

4-bit up counter by using variable

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.all;
22 use ieee.std_logic_unsigned.all;
23
24 entity counter3 is
25     Port ( clk : in  STD_LOGIC;
26           reset : in  STD_LOGIC;
27           count : out STD_LOGIC_VECTOR (3 downto 0));
28 end counter3;
29
30 architecture Behavioral of counter3 is
31 begin
32     process(clk,reset)
33     variable tmp_count: std_logic_vector(3 downto 0);
34     begin
35         if (reset = '1') then
36             tmp_count := (others=>'0');
37         elsif (rising_edge(clk)) then
38             tmp_count := tmp_count+1;
39         end if;
40         count<=tmp_count;
41     end process;
42 end Behavioral;
```

```

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY counter_tb IS
END counter_tb;

ARCHITECTURE behavior OF counter_tb IS

    -- Component Declaration for the Unit Under Test (UUT)

    COMPONENT counter
    PORT(
        clk : IN  std_logic;
        reset : IN  std_logic;
        count : OUT  std_logic_vector(3 downto 0)
    );
    END COMPONENT;

    --Inputs
    signal clk : std_logic := '0';
    signal reset : std_logic := '1';

        --Outputs
    signal count : std_logic_vector(3 downto 0);

    -- Clock period definitions
    constant clk_period : time := 10 ns;

```


BEGIN

```
    -- Instantiate the Unit Under Test (UUT)
    uut: counter PORT MAP (
        clk => clk,
        reset => reset,
        count => count
    );

    -- Clock process definitions
    clk_process :process
    begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;

    -- clk <= not clk after clk_period/2;

    -- Stimulus process of reset signal
    stim_proc: process
    begin
        -- hold reset state for 100 ns.
        wait for 100 ns;

        -- insert stimulus here

        reset<='0';

        wait;
    end process;
```