Verilog Assignments.

Continuous assignment

- 1. It is used outside always' Statements, initial block,
- 2 primarily used by 'assign" Keywond.
- 3, Left Hand Side Bhould be declared as wires.
- 4. " = " sign is word.
- e.g. sam = a b

assign sum = a 1 b;

procedural assignment

- ). It is used inside always blocks & other procedural blocks.
- 2. Two types of procedural assignments.
- (i) Blocking Assignment
- (ii) Non-Blocking Assignment.

Use of procedural Assignments.

Combinational logic.

Grenerally use blocking Assignmens.

Sequential logic

Mon-blocking Assignments.

## Blocking Assignments.

- This type of assignment must complete before the next line is executed.
- Blocks the flow of the program
  i.e. " Execution flow within the procedure is blocked
  until the assignment is complete.
  - · Operator is '='.

The following examples would try to swap the bytes but it won't do work because of blocking assignment.

always @ (Posedge CIK)

begin

Word [15:8] = Word [7:0];

Word [7:0] = Word [15:8];

or,

always @ (Posedge CIK) begin

word [7:0] = Word [15:8];

word [15:8] = Word [7:0];

end:

## Non-Blocking Assignments.

- These are evaluated and assigned in two steps:
  - => The right hand side (RHS) is evaluated immediately
  - The assignment to the left-hand Side (LHS) is postponed until other evaluations in the current time step are Completed.
- Execution flow within the procedure Continues. Until a timing Control is encountered (flowis not blocked).
- · Operator is '<='
- · Both the following will swap the upper & lower byles.

always @ (Posedge CAK)

begin

word [15:8] = word [7:0];

word [7:0] (= word [15:8];

end

always @ (Posedge CIK)

begin

word [7:0] (= word [15:8];

word [15:8] Z= Word [7:0];

end

## Implications of Sequential Procedural Assignments.

end.

It would generate Parallel Flops

