

VHDL Test Bench.

VLSI design flow.



(Tosting procedure) Functional Simulation functional varification purpose is to cheek the design functionalities. (Behaviourissimulation) based, VHDL code. At this Stage, we don't have any kind of timing information or do other using simulator, device information we verify whether the written HOL model has achieved the expected functionality mydesign. whd) HDL model. Compile your design ? Do the Simulation. Simulation types/Simulation inferface options. Trateractive Simulation (X not recommended).

(Graphical functional Simulation). > Test bench based Simulation,
- Manual functional Simulation - Automated



a Top-level VHDL test bench. mydesign. vhd. In the Same project of > mydesign_tb.Vhd directory. test bench code · How to write the VHDL code of test bench? ⇒ Declare the library & packages. => Declare with the entity (Empty entity. i.e. no port declaration) => Start your architecture of your code 4-bit () => Declare your top-level entity. a Comparater important forther writer as a Component declaration of writers of as a Component (2) => Declare the signals of type of the ports of the top-level component. Comparator. Vhd (a>b) (a=b)e 4-bit comparator. Declare comparator as a component. (1) (ii) Dedora signals: i/P signals decleration Of Signals Section L Signal name can be same & you may have to initialize the signals.

=> Architecture body . part.
begin. (I) Instantiate your top-level entity already a (component) (declared as (omponent)
End arch-name; 2 Apply Stimulus using either concurrent Statement? Segmential Statement.
=> Concurrent Statement
after td. ns.
after 100 ns.
=> @ Segnential Statement.
process (with no Sensitivity List)
begin.
wait for to ns; Leg. wait for 100ns

end process;

VHDL Test Bench code examples

Top-level entity: comparator.vhd

```
20 library IEEE;
    use IEEE STD LOGIC 1164 ALL;
21
22
23
24
    entity comparator is
     Generic (N: natural:=4);
25
   Port (a: in STD LOGIC VECTOR (N-1 downto 0);
26
               b : in STD LOGIC VECTOR (N-1 downto 0);
27
               g : out STD LOGIC;
28
              e : out STD LOGIC;
29
               1 : out STD LOGIC);
30
31
    end comparator;
32
33
    architecture Behavioral of comparator is
34
35 begin
36 process(a,b)
37
   begin
38
   if (a>b) then
          q<='1'; e<='0'; 1<='0';</pre>
39
40
     elsif (a=b) then
          q<='0'; e<='1'; 1<='0';</pre>
41
42
  elsif (a<b) then
        a<='0': e<='0': 1<='1':</pre>
43
    else
44
          q<='X';e<='X';1<='X';</pre>
45
       end if;
46
    end process;
```

Test-bench code:
comparator_tb.vhd
Stimuli applied
using sequential
statements

```
LIBRARY ieee:
   USE ieee std logic 1164 ALL;
 3
    ENTITY comparator tb IS
    END comparator tb;
 6
    ARCHITECTURE behaviour tb OF comparator tb IS
 9
    -- Component Declaration for the Unit Under Test (UUT)
10
11
       COMPONENT comparator
12 PORT (
             a : IN std logic vector(3 downto 0);
13
14
           b : IN std logic vector(3 downto 0);
          g : OUT std logic;
15
            e : OUT std logic;
16
            1 : OUT std logic
17
18
            );
     END COMPONENT;
19
       -- Declare the signals
20
21
       --Inputs
22
       signal a : std logic vector(3 downto 0);
       signal b : std logic vector(3 downto 0);
23
24
25
       --Outputs
  signal g : std logic;
26
       signal e : std logic;
27
       signal 1 : std logic;
28
```

```
30 BEGIN
31
32
33 -- Instantiate the DUT/UUT
34 dut: comparator FORT MAP (a, b, q, e,1);
35 --dut: comparator PORT MAP (a => a, b => b, g => g, e => e,1 => 1);
36
37
38 -- Apply Stimulus
39 process
40 begin
41 a<="1100"; b<="0001";
42 wait for 200 ns;
43
44 a<="1001"; b<="1001";
45 wait for 200 ns;
46
47 a<="1000"; b<="1111";
48 wait for 200 ns;
49
50 --likewise you may write all the possible input combinations
51
52 wait; -- suspend the process indefinitely
53 end process;
54 END behaviour tb;
```



Test-bench code: comparator_tb2.vhd Stimulus applied using concurrent statements

```
LIBRARY ieee:
   USE ieee std logic 1164 ALL;
 3
    ENTITY comparator tb2 IS
    END comparator tb2;
    ARCHITECTURE behaviour tb2 OF comparator tb2 IS
        -- Component Declaration for the Unit Under Test (UUT) / Device Under Test (DUT)
        COMPONENT comparator
        PORT (
            a : IN std logic vector(3 downto 0);
            b : IN std logic vector(3 downto 0);
            g : OUT std logic;
15
            e : OUT std logic;
16
            1 : OUT std logic
        END COMPONENT;
19
20
      --Inputs
21
       signal a : std logic vector(3 downto 0);
       signal b : std logic vector(3 downto 0);
23
24
      --Outputs
25
26
     signal g : std logic;
      signal e : std logic;
       signal 1 : std logic;
```

```
BEGIN
30
31
32
33
    -- Instantiate the DUT/UUT
34
     dut: comparator PORT MAP (a, b, g, e,1);
35
36
    --dut: comparator PORT MAP (a \Rightarrow a, b \Rightarrow b, q \Rightarrow q, e \Rightarrow e, l \Rightarrow l);
37
38
39
   -- Apply Stimulus
40
    a <= "1100", "1001" after 200 ns, "1000" after 400 ns;
     b <= "0001", "1001" after 200 ns, "1111" after 400 ns;
42
43
    END behaviour_tb2;
44
```

