VHDL

Multiple architectures for a single entity

- In VHDL you may have a single entity but you could write multiple architectures and at the time of synthesizing or compiling for simulation you can say which particular architecture you need to use.
- When you have multiple architectures, you have to choose which particular architecture you are going to use before you stimulate or synthesize at beginning. It has to be specified and that syntax is called configuration.

What is the point of specifying multiple architectures?

1. Simulation vs. Synthesis

- There are two main purposes of any HDL: Simulation and Synthesis of digital circuits. However, historically it all started for documentation (describing the circuit for documenting).
- In VHDL, there has anything you write you know syntactically correct, logically correct can be simulated but it may not be synthesizable.
- If you know the syntax of VHDL, you write any code you go for simulation (using simulator) and that whatever you have written can be simulated, but unless you take care it may not be synthesized.
- To design a complex digital system, initially, you may want to simply write a quick code to verify your idea (of designing that system) without much thinking about synthesis and then you can work on how to write a code which can be synthesized.

2. Satisfying design constraints ~ area and speed

- It is not that always possible to get a minimum area and maximum speed simultaneously. When you go for minimum area you might end up with large delay or less speed. Sometime when you give implement something with a large area (more logic elements) you might get more speed. (example: the ripple adder and carry look ahead adder).
- You might write some architecture which gives a very minimal area but less speed or which gives a really good speed but the area may not be minimal.

3. Target technology specific architecture

• You may write some code well-suited for FPGA/CPLD or you may define a architecture which will be optimal if you go for an ASIC.

The idea of providing multiple architectures (in VHDL) has a really good use.

VHDL modelling styles

Various ways of describing the components of the circuit

Dataflow model (Concurrent statements)

• Behavioural model (Sequential statements with process + concurrent processes or statement which is concurrent with process)

Structural model

Dataflow model of 2-bit equality comparator

```
19
20 library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
2.2
    entity eq comparator is
        Port ( a : in STD LOGIC VECTOR (1 downto 0);
24
              b : in STD LOGIC VECTOR (1 downto 0);
25
26
              y : out STD LOGIC);
    end eq comparator;
28
    architecture dataflow1 of eq comparator is
30
31 begin
32 v <= '1' when (a=b) else '0';</pre>
33 end dataflow1:
```

Another Dataflow model of 2-bit equality comparator

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23
24
    entity eq comparator2 is
        Port ( a : in STD LOGIC VECTOR (1 downto 0);
25
               b : in STD LOGIC VECTOR (1 downto 0);
26
               y : out STD LOGIC);
27
    end eq comparator2;
28
29
    architecture dataflow2 of eq comparator2 is
31
32 begin
33 y \le (a(1) \times b(1)) \text{ and } (a(0) \times b(0));
34 end dataflow2:
Q C
```

Behavioral model of 2-bit equality comparator

```
20
   library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
21
22
23
24
    entity eq comparator3 is
        Port ( a : in STD LOGIC VECTOR (1 downto 0);
25
               b : in STD LOGIC VECTOR (1 downto 0);
26
               y : out STD LOGIC);
27
28
    end eq comparator3;
29
    architecture Behavioral of eq comparator3 is
30
31
   begin
32
33
  proc1: process(a,b)
34 begin
35
       if (a=b) then
36
         v<='1';
37
     else
        v<='0';
38
       end if:
39
40 end process;
    end Behavioral:
41
```

Structural codes

```
18
    library IEEE;
    use IEEE STD LOGIC 1164 ALL;
19
20
21
22
    entity equality comparator is
        Port ( a : in STD LOGIC VECTOR (1 downto 0);
23
              b : in STD LOGIC VECTOR (1 downto 0);
24
25
               v : out STD LOGIC);
26
    end equality comparator;
27
28
    architecture structural of equality comparator is
   -- arch. declaration part
29
30
   -- component declaration
    component xnorgate2
31
    port(i1,i2: in std logic; o1: out std logic);
32
33
    end component;
    component andgate2
34
   port(i1,i2: in std logic; o1: out std logic);
35
   end component;
36
   -- signal declaration
37
38
   signal int1, int2: std logic;
39
   -- arch. statement part
40
    begin
41
   c1: xnorgate2 port map(a(1),b(1),int1);
42
   c2: xnorgate2 port map(a(0),b(0),int2);
    c3: andgate2 port map (int1,int2,y);
43
44
    end structural;
```

Codes of Components

```
library IEEE;
library IEEE;
                                                use IEEE.STD_LOGIC 1164.ALL;
use IEEE.STD LOGIC 1164.ALL;
                                                entity andgate2 is
entity xnorgate2 is
                                                    Port ( a : in STD LOGIC;
    Port ( a : in STD LOGIC;
                                                           b : in STD LOGIC;
          b : in STD LOGIC;
                                                            c : out STD LOGIC);
           c : out STD LOGIC);
                                                end andgate2;
end xnorgate2;
architecture dataflow of xnorgate2 is
                                                architecture dataflow of andgate2 is
begin
                                                begin
c<= a xnor b:</pre>
                                                c \le a and b:
end dataflow:
                                                end dataflow:
```