### **Sequence detector**

The sequence detector is a single input circuit that will accept a stream of bits (at every clock edge, it will accept one bit) and generate an output '1' whenever the particular sequence is detected. The sequence detector can detect the given sequence either in a non-overlapped manner or in an overlapped manner.

In an overlapping sequence detector, the last bit of one sequence becomes the first bit of the next sequence. However, in a non-overlapping sequence detector, the last bit of one sequence does not become the first bit of the next sequence.

From the word description of the problem, one can understand that the circuit will accept a stream of bits and generate an output 'I' whenever the sequence 1011 is detected. Then, the circuit will go back to the initial state and wait for the next 1011 sequence to generate the output. For example, if the input is 1011011011011, the output generated will be 0001000001000. But in the case of an overlapping sequence detector, the output will be 0001001001001 i.e., additional two 1's are generated due to overlapping sequences.


For non overlapping case Input: **1011011011011** Output: **0001000001000** 

For overlapping case

Input: **1011011011011**Output: **0001001001001** 

#### **Hints:**

- How to design a sequence detector?
  - As you can understand from the given specification, the sequence detector would be a synchronous digital system which essentially be represented as a FSM (Mealy or Moore). So, you must define the state-diagram (consider any type of FSM  $\sim$  Mealy or Moore) which will satisfy the given specification.
  - Once you are done with the state diagram, you will have your FSM model which can be seen as a combination of combinational logic and sequential logic (register or memory which will store the previous state).




How to write the codes?

In your defined FSM (derived from the state diagram), there would be essentially three units that will operate concurrently:

- 1. A register (driven by the clock)
- 2. A combinational logic block that will perform state transition
- 3. Another combinational logic block which will determine output.

1.

In VHDL, you need to define three concurrent sequential blocks (Processes) in your defined <architecture>. Here is a coding format for a FSM with the following state-transition diagram:



#### **VHDL Template for FSMs**

```
1
2
   LIBRARY ieee;
   USE ieee.std logic 1164.all;
   ENTITY <entity name> IS
5
      PORT (clk, rst: IN STD LOGIC;
6
7
             input: IN <data type>;
             output: OUT <data type>);
8
9
   END <entity name>;
10
11
   ARCHITECTURE <architecture name> OF <entity name> IS
12
      TYPE state IS (A, B, C, ...);
      SIGNAL pr state, nx state: state;
13
      ATTRIBUTE ENUM ENCODING: STRING; -- optional attribute
14
      ATTRIBUTE ENUM_ENCODING OF state: TYPE IS "sequential";
15
16
   BEGIN
```

-- Process block for the register: (Sequential logic block)

```
18
       PROCESS (clk, rst)
19
       BEGIN
20
          IF (rst='1') THEN
21
             pr state <= A;
22
          ELSIF (clk'EVENT AND clk='1') THEN
23
             pr state <= nx state;
24
          END IF:
25
       END PROCESS;
```

-- Add another Process block for the Next state logic: (Combinational logic block)

// codes

-- Add another Process block for the FSM output logic: (Combinational logic block)

// codes


In line 12, an enumerated data type, called state, is created, then the signals pr\_state and nx\_state are declared in line 13 as conforming with that data type. Line 14-15 are optional and are used for defining FSM Encoding Styles. For simple behavioural simulation, you may just ignore them or it's okay to use the tool's default FSM encoding style.

#### Similarly, in Verilog, you may use three <always> blocks:

- 1. One for state transitions
- 2. One for outputting, and
- 3. Another one for registering

# Moore FSM (101 detector)

Overlapping



# Moore FSM (101 detector)

```
1 'timescale 1ns / 1ps
    module sequence detector(x,clk,reset,detector out);
    input clk; // clock signal
    input reset; // reset input
    input x; // binary input
    output reg detector out; // output of the sequence detector
   parameter s0=2'b00, // "Zero" State
               s1=2'b01, // "One" State
               s2=2'b10, // "OneZero" State
               s3=2'b11; // "OnceZeroOne" State
1.0
    reg [1:0] present state, next state; // current state and next state
```

```
// sequential memory of the Moore FSM
always @(posedge clk, posedge reset)

begin
if(reset==1'b1)
present_state <= s0;// when reset=1, reset the state of the FSM to "Zero" State else
present_state <= next_state; // otherwise, next state
end</pre>
```

```
20 // combinational logic of the Moore FSM
                                        48 end
21 // to determine next state
                                             default:next state = s0;
22 always @(present state,x)
                                        50 endcase
23 begin
                                            end
24 case(present state)
25 s0:begin
26 if (x==1'b1)
27   next state = s1;
28 else
29
   next state = s0;
                            52 // combinational logic to determine the output
    end
30
                            53 // of the Moore FSM, output only depends on current state
31 s1:begin
                           54 always @(present state)
32 if (x==1'b0)
                           55 begin
   next state = s2;
33
                          56 case (present state)
   else
34
                           57 s0: detector out = 1'b0;
    next state = s1;
35
                           58 s1: detector out = 1'b0;
    end
36
37 s2:begin
                            38
   if(x==1'b0)
                            39
   next state = s0;
                            61 default: detector out = 1'b0;
40 else
                                endcase
                            62
    next state = s3;
41
                            63 end
42
    end
                            64 endmodule
   s3:begin
43
   if(x==1'b0)
44
    next state = s0;
45
```

46

47

else

next state = s1;

## Test Bench

```
`timescale 1ns / 1ps
    module sequence detector tb;
 3
      // Inputs
       req x;
       req clk;
       reg reset;
       // Outputs
       wire detector out;
10
11
12
       // Instantiate the Unit Under Test (UUT)
13
       sequence detector uut (
14
          .x(x),
15
          .clk(clk),
          .reset (reset),
16
          .detector out(detector out)
17
18
       );
19
```


```
20 initial begin
21 clk = 0;
    forever #5 clk = ~clk;
22
     end
23
24
    initial begin
25
     // Initialize Inputs
26
     \mathbf{x} = 0;
27
     reset = 1;
     // Wait 100 ns for global reset to finish
28
29
     #30;
     reset = 0;
30
     #40;
31
32 x = 1;
     #10;
33
     x = 0;
34
     #10;
35
     x = 1;
36
     #20;
37
     \mathbf{x} = 0;
38
     #20;
39
     x = 1;
40
     #20;
41
     \mathbf{x} = 0;
42
     // Add stimulus here
43
44
     end
    endmodule
```

# 0/0 S01/0 0/0 1/0 0/0

# Mealy FSM (101 detector)

Non-overlapping

# Mealy FSM (101 detector) Overlapping



```
1 'timescale 1ns / 1ps
 2 module sequence detector mealy(x,clk,reset,detector out);
 3 input clk; // clock signal
 4 input reset; // reset input
 5 input x; // binary input
    output reg detector out; // output of the seguence detector
    parameter s0=2'b00, // "Zero" State
              s1=2'b01, // "One" State
               s2=2'b10: // "OneZero" State
10 reg [1:0] present state, next state; // current state and next state
11 // sequential memory of the Moore FSM
    always @(posedge clk, posedge reset)
12
13 begin
14
    if (reset==1'b1)
1.5
    present state <= s0;// when reset=1, reset the state of the FSM to "Zero" State
16 else
17
    present state <= next state; // otherwise, next state
18
    end
```

```
// combinational logic of the Mealy FSM
// to determine next state
always @(present state,x)
begin
case (present state)
s0:begin
 if (x==1'b1)
  next state = s1;
  else
  next state = s0;
end
s1:begin
  if (x==1'b1)
  next state = s1;
  else
  next state = s2;
end
s2:begin
  if (x==1'b1)
  next state = s1;
  else
   next state = s0;
end
default:next state = s0;
endcase
end
```

```
45 // combinational logic to determine the output
46 // of the Mealy FSM, output depends on current state and external input
    always @(present state,x)
47
48
    begin
49
    case(present state)
    s0: detector out = 1'b0;
50
   s1: detector out = 1'b0;
51
    s2: begin
52
53
         if (x==1'b1)
54
            detector out = 1'b1;
55
         else
56
            detector out = 1'b0;
         end
57
58
    default: detector out = 1'b0;
    endcase
59
    end
60
    endmodule
61
```

| Name               | Value | 0.000 ns |  | 50.000 ns | 100.000 | ns | 150.000 ns |
|--------------------|-------|----------|--|-----------|---------|----|------------|
| <b>¼</b> x         | 0     |          |  |           |         |    |            |
| <sup>™</sup> clk   | 0     |          |  |           |         |    |            |
| <sup>↓</sup> reset | 0     |          |  |           |         |    |            |
| detector_out       | 0     |          |  |           |         |    |            |
|                    |       |          |  |           |         |    |            |
|                    |       |          |  |           |         |    |            |
|                    |       |          |  |           |         |    |            |
|                    |       |          |  |           |         |    |            |
|                    |       |          |  |           |         |    |            |
|                    |       |          |  |           |         |    |            |