Verilog GCD Computation Datapath + Controller

Top module

```
real computation.v - D:/codes/gcd
     `timescale 1ns/1ps
  2 module gcd computation(clk,rst,go,data in1,data in2,out,done);
   3 input clk, rst, qo;
    input [7:0] data in1,data_in2;
     output [7:0] out;
   6 output done;
   7 wire a gt b, a eq b, a lt b; // input to the controller from datapath
    wire a_ld,a_sel,b ld,b sel; // output from controller to datapath
     wire output en;
  10
  11
      // instantiate datapath and controller
  12
     controller c1(clk,rst,go,a_gt_b,a_eq_b,a_lt_b,a_ld,b ld,a sel,b sel,output en,done);
     datapath d1(clk,rst,data in1,data in2,a sel,b sel,a ld,b ld,a gt b,a eq b,a lt b,output en,out);
  14
  15
 16
     endmodule
```

Datapath

```
| Scriptum (22.0 Rev 1) - [ datapath.v - D:/codes/gcd ]
File Edit Search Folding Options Window Help
timescale lns/1ps
  2 module datapath(clk,rst,data in1,data in2,a sel,b sel,a ld,b ld,a gt b,a eq b,a lt b,output en,out);
  3 input [7:0] data in1,data in2;
    input clk, rst;
  5 input a sel, b sel, a ld, b ld;
    output a gt b, a eq b, a lt b;
    input output en;
  8 output [7:0] out;
     wire [7:0] tain, tbin, taout, tbout, t1, t2;
 10
     subtractor s1(taout, tbout, t1);
 11
     subtractor s2(tbout, taout, t2);
 12
     mux m1(tain, a sel, t1, data in1);
     mux m2(tbin,b sel,t2,data in2);
 13
     register r1(clk, rst, tain, a ld, taout);
 14
 15
     register r2(clk,rst,tbin,b ld,tbout);
     register rout(clk,rst,taout,output en,out);
 16
 17
     comparator cl(taout, tbout, a gt b, a eq b, a lt b);
 18
     endmodule
```

Controller

```
montroller.v - D:/codes/gcd
      timescale lns/lps
   2 module controller(clk,rst,go,a_gt_b,a_eq_b,a_lt_b,a_ld,b_ld,a_sel,b_sel,output_en,done);
   3 input clk, rst;
   4 input go;
   5 input a gt b, a eq b, a lt b;
   6 output reg a sel, b sel, a ld, b ld, done, output en;
   7 reg [2:0] ps,ns;
   8 parameter s0=3'b000;
     parameter s1=3'b001;
  10 parameter s2=3'b010;
  11 parameter s3=3'b011;
     parameter s4=3'b100;
     parameter s5=3'b101;
  14 parameter s6=3'b110;
  15
     parameter s7=3'b111;
  16
      // modelling the state register
  18
  19 always @(posedge clk or posedge rst)
 20 begin
  21 if (rst==1'b1)
  22 ps<=s0;
  23
     else
  24 ps<=ns;
  25
     end
```

```
27 //Next state logic (combinational)
28 always @(go or a gt b or a lt b or a eq b or ps)
29 begin
30 case (ps)
31 s0: begin
32 if (go==1'b0)
33 \text{ ns}=\text{s0};
34 else
35 ns=s1;
36 end
37 s1:ns=s2;
38 s2:ns=s3;
39 s3:begin
40 if(a_gt_b==1'b1)
41 ns=s4;
42 else if (a_lt_b==1'b1)
43 ns=s5;
44 else
45 ns=s7;
46 end
47 s4:ns=s6;
48 s5:ns=s6;
49 s6:ns=s3;
50 s7:ns=s0;
51 default:ns=s0;
52 endcase
53 end
```

```
54
   // output logic (combinational)
55
   always @(ps)
56
   begin
57
   case (ps)
   s0:begin
58
59
   a sel=1'b0;
60
   b sel=1'b0;
61
   a ld=1'b0;
62
   b ld=1'b0;
63
   done=1'b0;
64
   output en=1'b0;
65
   end
66
   s1:begin
67
   a sel=1'b1;
68
   b sel=1'b1;
69
   a ld=1'b1;
70
   b ld=1'b1;
71
   done=1'b0;
72
   output en=1'b0;
73
   end
74 s2:begin
75
   a sel=1'b0;
76
   b sel=1'b0;
77
   a ld=1'b0;
78
   b ld=1'b0;
   done=1'b0;
79
   output en=1'b0;
80
81
   end
```

```
s3:begin
                                       106
                                            s6:begin
 83
    a sel=1'b0;
                                       107
                                            a sel=1'b0;
                                       108 b sel=1'b0;
 84
    b sel=1'b0;
                                            a ld=1'b0;
                                       109
 85
    a ld=1'b0;
                                        110
                                            b ld=1'b0;
 86
    b ld=1'b0;
                                       111
                                            done=1'b0;
 87
    done=1'b0;
                                       112
                                            output en=1'b0;
 88
    output en=1'b0;
                                       113
                                            end
 89
    end
                                       114
                                            s7:begin
 90
    s4:begin
                                       115
                                            a sel=1'b0;
    a sel=1'b0;
 91
                                       116 b sel=1'b0;
                                            a ld=1'b0;
                                       117
 92
    b sel=1'b0;
                                       118
                                            b ld=1'b0;
    a ld=1'b1;
 93
                                       119
                                            done=1'b1;
 94
    b ld=1'b0;
                                       120
                                            output en=1'b1;
 95
    done=1'b0;
                                       \cdot 121
                                            end
 96
    output en=1'b0;
                                       122 default:begin
 97
    end
                                       123
                                            a sel=1'b0;
    s5:begin
 98
                                        124
                                            b sel=1'b0;
                                       125 a ld=1'b0;
 99
    a sel=1'b0;
                                            b ld=1'b0;
                                       126
100
    b sel=1'b0;
                                        127
                                            done=1'b0;
101
    a ld=1'b0;
                                       128
                                            output en=1'b0;
102
    b ld=1'b1;
                                       -129
                                            end
103
    done=1'b0;
                                       130
                                            endcase
104
    output en=1'b0;
                                       .131
                                            end
-105
    end
                                       \cdot 132
                                            endmodule
```

