* How to design a Counter (up-counter)? CIK. (+ve edge triggered).

4-bit

VHDL codes examples

Counter

Any problem with this code?

```
20
    library IEEE;
    use IEEE.STD LOGIC 1164.all;
23
24
    entity counter is
       Port ( clk : in STD LOGIC;
25
              reset : in STD LOGIC;
26
              count : out STD LOGIC VECTOR (3 downto 0));
28 end counter:
29
    architecture Behavioral of counter is
31 begin
32 process(clk,reset)
33 begin
34     if (reset = '1') then
         count <= "00000";
35
    --count <= (others=>'0');
36
    elsif (rising edge(clk)) then
         count <= count+1:
38
     end if:
39
40 end process;
41 end Behavioral:
```

```
library IEEE;
    use IEEE STD LOGIC 1164 all;
22
    use ieee.std logic unsigned.all;
23
24
    entity counter is
25
        Port ( clk : in STD LOGIC;
26
27
               reset : in STD LOGIC;
               count : buffer STD LOGIC VECTOR (3 downto 0));
28
29
    end counter:
30
    architecture Behavioral of counter is
31
32
    begin
    process(clk, reset)
33
    begin
34
       if (reset = '1') then
35
36
            count <= "00000";
          --count <= (others=>'0');
37
       elsif (rising edge(clk)) then
38
          count <= count+1:
39
40
       end if:
    end process;
41
    end Behavioral:
42
```

This must be declared in order to use arithmetic operator (+,*,-,etc.) with object with data type: std_logic and std_logic_vector.

- Count has been declared as 'buffer' in port declaration to circumvent the problem of signal assignment.
- Any signal port which is declared as 'buffer' can be accessed internally. However, 'buffer' usage is usually avoided in a standard design practice. Otherwise, you may face problem in future if your designed module is interfaced with any other standard module (designed by some people).
- We use usually internal signals or variables (within the process) to avoid the usage of 'buffer' type port.

4-bit up counter by using signal

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.all;
22 use ieee.std logic unsigned.all;
23
    entity counter2 is
25    Port ( clk : in STD LOGIC;
              reset : in STD LOGIC;
26
              count : out STD LOGIC VECTOR (3 downto 0));
27
28
    end counter2:
29
    architecture Behavioral of counter2 is
    signal tmp count: std logic vector(3 downto 0);
32 begin
33 process(clk,reset)
34 begin
35    if (reset = '1') then
          tmp count <= (others=>'0');
36
37 elsif (rising edge(clk)) then
38
        tmp count <= tmp count+1;
     end if:
39
40
    end process;
    count <= tmp count;
    end Behavioral:
42
```

4-bit up counter by using variable

```
20
   library IEEE;
   use IEEE.STD LOGIC 1164.all;
   use ieee.std logic unsigned.all;
23
24 entity counter3 is
25 Port (clk: in STD LOGIC;
            reset : in STD LOGIC;
26
27
             count : out STD LOGIC VECTOR (3 downto 0));
28
   end counter3:
29
   architecture Behavioral of counter3 is
31 begin
32 process(clk,reset)
   variable tmp count: std logic vector(3 downto 0);
   begin
34
35 if (reset = '1') then
36     tmp count := (others=>'0');
37 elsif (rising edge(clk)) then
         tmp count := tmp count+1;
38
      end if:
39
40 count<=tmp count;</pre>
    end process;
41
42 end Behavioral:
```

```
|LIBRARY ieee:
USE ieee.std logic 1164.ALL;
ENTITY counter to IS
END counter tb;
ARCHITECTURE behavior OF counter to IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT counter
    PORT(
         clk : IN std logic;
         reset : IN std logic;
         count : OUT std logic vector(3 downto 8)
        );
    END COMPONENT:
   --Inputs
   signal clk : std logic := '0';
   signal reset : std logic := '1';
        --Outputs
   signal count : std logic vector(3 downto 0);
   -- Clock period definitions
   constant clk period : time := 10 ns;
```

BEGIN

```
-- Instantiate the Unit Under Test (UUT)
  uut: counter PORT MAP (
         clk => clk.
         reset => reset,
         count => count
        );
  -- Clock process definitions
  clk_process :process
  begin
                clk <= '0';
                wait for clk_period/2;
                clk <= '1';
                wait for clk period/2;
  end process;
-- clk <= not clk after clk_period/2;
  -- Stimulus process of reset signal
  stim_proc: process
  begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
      -- insert stimulus here
                reset<='0';
      wait;
   end process;
```