Verilog


Sequential Circuit and Test Bench

Test Benches

- A Test Bench (TB) is a program written in any language for the purpose of exercising and verifying the functional correctness of the hardware model as coded.
- Normal HDL codes are synthesizable (i.e., after being checked for syntax or logical errors, undergoes process of being turned into most optimal circuit design)
- As TB is used to check/simulate the HDL source code, it need not be synthesizable.
- TB is a powerful tool for auto generating test stimulus and test results.

Design Under Test

- DUT is a synthesizable circuit module whose functionality need to be tested.
- DUT can be described using gate level, dataflow or behavioural Verilog modelling.



How to Implement a Test Benches?

A Test Bench (TB) starts with module declaration.

```
Ex. module mux_tb;
```

- Note that terminal ports are not declared
- Register and wire declarations
- In TB, we will use two signal types for driving and monitoring signals during the simulation.
- The reg datatype will hold the value until a new value is assigned to it.
- This data type can be assigned a value only in the always or initial block.
- This is used to apply stimulus to the inputs of DUT.

- The wire datatype is similar to that of a physical connection. It will hold the value that is driven by a port, assign statement, or reg.
- This data type cannot be used in initial or always blocks.
- This is used to check the output signals from the DUT.

```
Ex. reg select,y0,y1;
wire out;
```

- Next, DUT instantiation is used
- The purpose of a TB is to verify whether our DUT module is functioning as we wish.
- Hence, we have to instantiate our design module to the test module.
- The format of the instantiation is:

```
<dut_module> <instancename>(.<dut_signal>(test_module_signal),...).
```

```
Ex: mux m1(.select(select),.y0(y0),.y1(y1),.out(out));
```

- We have instantiated the DUT module mux to the test module.
- The signals with a dot in front of them are the names for the signals inside the mux module.
- While the wire or reg they connect to the test bench is next to the signal in parenthesis.

A few important features of Verilog:

• `timescale compiler directive → It defines all the time unit in the Verilog code description and also the time precision

Format: `timescale <ref_time_unit>/<time_precision>

- timescale 10ns/1ps#5 => defines a delay of 5*10= 50 ns
- `timescale 1ns/1ps #100 => defines a delay of 100*1= 100 ns

System tasks of verilog

• There are a few tasks and functions that are used to generate input and output during simulation. Their names begin with a \$ sign.

e.g.

\$monitor → It is an internal variable monitoring system task. It displays every time one of the simulation parameter changes.

 $finish \rightarrow$ It stops the execution of the simulation.

always @(event expression)

An event can be any one of the following:

(a) Change of a signal value

(b) Positive and negative edge occurring on a signal

e.g. posedge or negedge clk/rst

D-FF modelling

```
|// Verilog code for D Flip Flop
// Verilog code for rising edge D flip flop
module RisingEdge DFlipFlop(D,clk,Q);
input D; // Data input
input clk; // clock input
output Q; // output Q
always @(posedge clk)
begin
 Q \le D;
end
endnodule
```

```
// Verilog code for D Flip FLop
// Verilog code for Rising edge D flip flop with Synchronous Reset input
module RisingEdge DFlipFlop SyncReset(D,clk,sync reset,Q);
input D; // Data input
input clk; // clock input
input sync reset; // synchronous reset
output reg Q; // output Q
always @(posedge clk)
begin
if(sync reset==1'b1)
 Q <= 1'b0;
 else
 0 \le D:
end
endmodule
```


```
// Verilog code for D Flip FLop
// Verilog code for Rising edge D flip flop with Asynchronous Reset high
module RisingEdge DFlipFlop AsyncResetHigh(D,clk,async reset,Q);
input D; // Data input
input clk; // clock input
input async reset; // asynchronous reset high level
output req Q; // output Q
always @(posedge clk or posedge async reset)
begin
 if(async reset==1'b1)
  0 <= 1'b0;
 else
  0 \le D:
end
endmodule
```

Full adder code

```
`timescale 1ns / 1ps
    module fa(
 3
        input a,
        input b,
        input cin,
 6
        output sum,
        output cout
 9 wire s1,c1,c2;
    ha m1(a,b,s1,c1);
10
11 ha m2(s1,cin,sum,c2);
    or g1(cout, c1, c2);
12
    endmodule
13
```

Test Bench code

```
`timescale 1ns / 1ps
    module fa tb;
       // Inputs
 3
       req a;
 5
       req b;
 6
       req cin;
       // Outputs
       wire sum:
 8
       wire cout;
      // Instantiate the Design Under Test (DUT)
10
11
       fa dut (.a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
12
       initial begin
       // Initialize Inputs
         a = 1'b0; b = 1'b0; cin = 1'b0;
14
15
          // Add stimulus here
16
          #100 a = 1'b0; b = 1'b0; cin = 1'b1;
17
          #100 a = 1'b0; b = 1'b1; cin = 1'b0;
18
          #100 a = 1'b0; b = 1'b1; cin = 1'b1;
19
          #100 a = 1'b1; b = 1'b0; cin = 1'b0;
20
          #100 a = 1'b1; b = 1'b0; cin = 1'b1;
          #100 a = 1'b1; b = 1'b1; cin = 1'b0;
21
          #100 a = 1'b1; b = 1'b1; cin = 1'b1;
22
23
       end
       initial begin
24
       $monitor($time," a=\b,b=\b,cin=\b,sum=\b,cout=\b",a,b,cin,sum,cout);
25
       #10000 $finish;
26
27
       end
28
    endmodule
```



4-bit up counter

```
`timescale 1ns / 1ps
    module counter (
        input clk,
        input rst,
 6
        output reg [3:0] count
    always @(posedge clk or posedge rst)
    begin
10 if (rst)
       count<=4'b0000;
11
12 else
13
       count <= count + 1;
   end
14
    endmodule
15
```

Test Bench code

```
'timescale 1ns / 1ps
    module counter tb;
       // Inputs
       req clk;
       req rst;
       // Outputs
 6
       wire [3:0] count;
       // Instantiate the Unit Under Test (UUT)
10
       counter uut (
11
           .clk(clk),
12
           .rst(rst),
13
           .count (count)
14
       );
15
       initial begin
          // Initialize Inputs
16
          //clk = 0;
17
18
          rst = 1;
19
          // Wait 100 ns for global reset to finish
          #110 \text{ rst} = 0:
20
21
       end
       // always #20 clk=~clk;
22
       initial begin
23
       clk=1'b0;
24
       forever #20 clk=~clk:
25
       #10000 $finish;
26
27
       end
    endmodule
28
```

4-bit loadable up down counter

```
`timescale 1ns / 1ps
    module loadable up down counter (
        input clk,
        input rst,
       input load,
     input [3:0] din,
        input dir,
        output reg [3:0] count
       );
    always @(posedge clk or posedge rst)
10
11 begin
12 if (rst==1'b1)
13
       count<=4'b00000;
14
    else if(load==1'b1)
       count<=din:
1.5
16 else if(dir==1'b1)
17
       count <= count + 1:
    else if(dir==1'b0)
18
19
       count <= count - 1:
20
    end
    endmodule
21
```

Test Bench code

```
'timescale 1ns / 1ps
    module loadable up down counter tb;
 3
 4
       // Inputs
       reg clk;
 5
       reg rst;
       req load;
       reg [3:0] din;
       reg dir;
 9
10
11
       // Outputs
       wire [3:0] count;
12
13
       // Instantiate the Unit Under Test (UUT)
14
15
       loadable up down counter uut (
16
          .clk(clk),
17
          .rst(rst),
18
          .load(load),
19
          .din(din),
20
          .dir(dir),
21
          .count (count)
22
       );
23
```

```
24
      initial begin
25
         // Initialize Inputs
        clk = 0;
26
27
     rst = 1;
       load = 0;
28
      din = 0;
29
        dir = 1;
30
31
         #100;
32
       rst = 0;
33
        load = 1;
34
35
        din = 4;
        dir = 0;
36
37
38
         #100;
      rst = 0;
39
        load = 0:
40
        din = 4:
41
        dir = 1:
42
43
         #100;
44
        dir = 0:
45
46
      end
      always #20 clk=~clk;
47
   ndmodule
```