
# Concurrent and sequential statements (designing combinational circuits)



While concurrent code is intended only for the design of combinational circuits, sequential code can be used indistinctly to design both sequential and combinational circuits.

> Statements for concourrent Today's agenda :-When-else + Statement With-Select-When Statement -> Sequential code - If-else statement - Case Statement.

#### When-else statement

```
assignment_expression WHEN conditions ELSE assignment_value WHEN conditions ELSE
```

# When-else statement

Syntax

```
output_signal <= expa when cond1 else
expb when cond2 else
```

expx when condx else expy;

```
output_signal: output(s),
condi: condition in terms of inputs
expi: expression in terms of inputs
```

#### With-select-when statement

```
WITH identifier SELECT

assignment_expression WHEN values,

assignment_value WHEN values,

...;
```

# Syntax -> With-select-when statement


### Sequential statement: If-elsif-else

```
[label:] IF conditions THEN
  assignments;
ELSIF conditions THEN
  assignments;
ELSE
  assignments;
END IF [label];
```

### Sequential: Case statements

```
[label:] CASE expression IS
   WHEN value => assignments;
   WHEN value => assignments;
END CASE;
```

## Case study: 4:1 MUX



# Code examples

#### Concurrent code $\rightarrow$ when-else

```
library IEEE;
20
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
    entity mux1 is
24
        Port ( x1 : in STD LOGIC VECTOR (3 downto 0);
25
               x2 : in STD LOGIC VECTOR (3 downto 0);
               x3 : in STD LOGIC VECTOR (3 downto 0);
26
               x4 : in STD LOGIC VECTOR (3 downto 0);
27
               sel : in STD LOGIC VECTOR (1 downto 0);
28
29
               y : out STD LOGIC VECTOR (3 downto 0));
30
    end mux1:
31
32
    architecture concurrent1 of mux1 is
33
34
35
   begin
36
    y <= x1 when sel="00" else
37
      x2 when sel="01" else
38
        x3 when sel="10" else
39
        x4 when sel="11" else "XXXXX";
40
    end concurrent1:
```

#### Concurrent code $\rightarrow$ with-select-when

```
library IEEE;
20
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
    entity mux2 is
        Port ( x1 : in STD LOGIC VECTOR (3 downto 0);
24
               x2 : in STD LOGIC VECTOR (3 downto 0);
25
26
              x3 : in STD LOGIC VECTOR (3 downto 0);
27
               x4 : in STD LOGIC VECTOR (3 downto 0);
               sel : in STD LOGIC VECTOR (1 downto 0);
28
               y : out STD LOGIC VECTOR (3 downto 0));
29
30
    end mux2:
31
32
   architecture concurrent2 of mux2 is
   begin
33
   with sel select
34
35
   y <= x1 \text{ when "00",}
   x2 when "01",
36
37 x3 when "10",
38 x4 when "11",
39
     "XXXX" when others;
40
    end concurrent2:
```

Sequential code  $\rightarrow$  if-else statements

```
20
    library IEEE;
    use IEEE STD LOGIC 1164 ALL;
21
    entity mux3 is
22
        Port ( x1 : in STD LOGIC VECTOR (3 downto 0);
23
               x2 : in STD LOGIC VECTOR (3 downto 0);
24
               x3 : in STD LOGIC VECTOR (3 downto 0);
25
               x4 : in STD LOGIC VECTOR (3 downto 0);
26
               sel : in STD LOGIC VECTOR (1 downto 0);
27
               y : out STD LOGIC VECTOR (3 downto 0));
28
29
    end mux3;
30
    architecture sequential1 of mux3 is
31
32
    begin
   process(x1,x2,x3,x4,sel)
33
34
   begin
35
   if sel="00" then
36
       y < = x1;
37
   elsif sel="01" then
38
      y<=x2;
    elsif sel="10" then
39
40
      v<=x3;
41
    elsif sel="11" then
42
      ∨<=x4;
43
   else
     <="XXXX";
44
45
   end if:
46
    end process;
    end seguential1:
47
```

Sequential code  $\rightarrow$  Case statement

```
library IEEE;
20
    use IEEE STD LOGIC 1164 ALL;
21
22
    entity mux4 is
        Port ( x1 : in STD LOGIC VECTOR (3 downto 0);
23
               x2 : in STD LOGIC VECTOR (3 downto 0);
24
               x3 : in STD LOGIC VECTOR (3 downto 0);
25
26
               x4 : in STD LOGIC VECTOR (3 downto 0);
27
               sel : in STD LOGIC VECTOR (1 downto 0);
               y : out STD LOGIC VECTOR (3 downto 0));
28
29
    end mux4;
30
    architecture sequential2 of mux4 is
31
32
    begin
    process(x1,x2,x3,x4,sel)
33
34
    begin
35
    case sel is
       when "00" => y<=x1;
36
37
      when "01" => y <= x2;
38
      when "10" => v <= x3;
39
       when "11" => y <= x4;
40
       when others => v<="XXXXX";
41
    end case;
    end process;
42
    end sequential2;
43
```