Verilog (contd..)

Dataflow modelling

- It provides means of describing a circuit by a Boolean function rather than explicitly incorporating the gates.
- It uses different operators which act on operands to produce the desired results.
- It usually use "assign" keyword for continuous assignment. Using this assignment, a value is assigned to a net (wire).

```
| alfadder_dataflow.v - D:/codes
// Dataflow design
module halfadder dataflow(a,b,sum,carry);
 input a,b;
 output sum, carry;
assign sum=a^b;
 assign carry=a&b;
 endmodule
```

2x1 Mox raing DM. module 2x1max 3. MUX-df (Y, a, b, S); a, b, S; Y = (nsla) (slb);

Boblem Design a 2x4 decodes noing DM. AB 73 72 7, 70 OXX 0 0 0 0 0 0 7 0 1 0 0 1 0 0 1 0 1100001 YO = EAB Y, = FAB Y2 = EAB Y3 = EAB. decoder-df (y, a, b, e), module [3:0] g; Output a, b, e; input y[0] = (e & na & rb); assign JUJ = (e & nal b); yt2) = (e & a & ~b); y[3] = (e & a & b); endmodule Whigh y (0) = J[3] =

module FA-df (S, Cont, x, y, Cin); Output S, cont; X, y, (in; X) FA Scont. input assign $S = (x^{\prime} y^{\prime} Cin)$ assign $c = ((x & y)) (y & c_m)/(x & c_m));$ assign { Cout, s} = 0 × +y + Cin.

(3) 8- sit RCA.

module 8bit-RCA (input [7:0] a,b, input ci, output [7:0] s, output co);

assign $\{c_0, S\} = a + b + c_i;$ endmodule. $\{c_0, S\} = a + b + c_i;$