# **Verilog for Sequential Circuits**

#### What will we learn?


- Short summary of Verilog Basics
- Sequential Logic in Verilog
- Using Sequential Constructs for Combinational Design
- Finite State Machines

#### **Summary: Defining a module**

- A module is the main building block in Verilog
- We first need to declare:
  - Name of the module
  - Types of its connections (input, output)
  - Names of its connections



#### **Summary: Defining a module**



```
module example (a, b, c, y);
    input a;
    input b;
    input c;
    output y;

// here comes the circuit description
endmodule
```

#### Summary: What if we have busses?


- You can also define multi-bit busses.
  - [ range\_start : range\_end ]

```
input [31:0] a; // a[31], a[30] .. a[0]
output [15:8] b1; // b1[15], b1[14] .. b1[8]
output [7:0] b2; // b2[7], b2[6] .. b1[0]
input clk;
```

#### **Structural HDL Example**

#### **Short Instantiation**

```
module top (A, SEL, C, Y);
  input A, SEL, C;
  output Y;
  wire n1;
// alternative
small i first ( A, SEL, n1 );
/* Shorter instantiation,
   pin order very important */
// any pin order, safer choice
small i2 (.B(C),
           .Y(Y)
           .A(n1));
endmodule
```



```
module small (A, B, Y);
  input A;
  input B;
  output Y;

// description of small
endmodule
```

#### **Summary: Bitwise Operators**

```
module gates(input [3:0] a, b,
             output [3:0] y1, y2, y3, y4, y5);
   /* Five different two-input logic
      gates acting on 4 bit busses */
   assign y1 = a & b; // AND
   assign y2 = a | b; // OR
   assign y3 = a ^ b; // XOR
   assign y4 = \sim(a \& b); // NAND
   assign y5 = \sim(a \mid b); // NOR
endmodule
```

#### **Summary: Conditional Assignment**

- ?: is also called a ternary operator because it operates on3 inputs:
  - S
  - **d**1
  - **d**0.

#### **Summary: How to Express numbers?**

N<sup>3</sup> Bxx

8,p0000\_0001

#### (N) Number of bits

Expresses how many bits will be used to store the value

#### ■ (B) Base

Can be b (binary), h (hexadecimal), d (decimal), o (octal)

#### (xx) Number

- The value expressed in base, apart from numbers it can also have X and Z as values.
- Underscore \_ can be used to improve readability

### **Summary: Verilog Number Representation**

Verilog	Stored Number	Verilog	Stored Number
4'b1001	1001	4'd5	0101
8'b1001	0000 1001	12'hFA3	1111 1001 0011
8'b0000_1001	0000 1001	8'012	00 001 010
8'bxX0X1zZ1	XX0X 1ZZ1	4'h7	0111
'b01	0000 0001	12'h0	0000 0000 0000

## **Precedence of Operations in Verilog**

Highest	~	NOT
	*, /, %	mult, div, mod
	+, -	add,sub
	<<, >>	shift
	<<<, >>>	arithmetic shift
	<, <=, >, >=	comparison
	==, !=	equal, not equal
	&, ~&	AND, NAND
	^, ~^	XOR, XNOR
	, ~	OR, NOR
Lowest	?:	ternary operator


### Sequential Logic in Verilog

- Define blocks that have memory
  - Flip-Flops, Latches, Finite State Machines
- Sequential Logic is triggered by a 'CLOCK' event
  - Latches are sensitive to level of the signal
  - Flip-flops are sensitive to the transitioning of clock
- Combinational constructs are not sufficient
  - We need new constructs:
    - always
    - initial

#### always Statement, Defining Processes

```
always @ (sensitivity list)
  statement;
```

 Whenever the event in the sensitivity list occurs, the statement is executed



- The posedge defines a rising edge (transition from 0 to 1).
- This process will trigger only if the clk signal rises.
- Once the clk signal rises: the value of d will be copied to q

- 'assign' statement is not used within always block
- The <= describes a 'non-blocking' assignment</p>
  - We will see the difference between 'blocking assignment' and 'non-blocking' assignment in a while

- Assigned variables need to be declared as reg
- The name reg does not necessarily mean that the value is a register. (It could be, it does not have to be).
- We will see examples later

### D Flip-Flop with Asynchronous Reset

- In this example: two events can trigger the process:
  - A rising edge on clk
  - A falling edge on reset

## D Flip-Flop with Asynchronous Reset

- For longer statements a begin end pair can be used
  - In this example it was not necessary
- The always block is highlighted

## D Flip-Flop with Asynchronous Reset

- First reset is checked, if reset is 0, q is set to 0.
  - This is an 'asynchronous' reset as the reset does not care what happens with the clock
- If there is no reset then normal assignment is made

## D Flip-Flop with Synchronous Reset


- The process is only sensitive to clock
  - Reset only happens when the clock rises. This is a 'synchronous' reset
- A small change, has a large impact on the outcome

## D Flip-Flop with Enable and Reset

```
module flop ar (input
                         clk,
            input
                          reset,
            input
                          en,
            input [3:0] d,
            output reg [3:0] q);
 always @ (posedge clk. negedge reset)
   begin
     if (reset == '0') q <= 0; // when reset
     end
endmodule
```

- A flip-flop with enable and reset
  - Note that the en signal is not in the sensitivity list
- Only when "clk is rising" AND "en is 1" data is stored

#### **Example: D Latch**



#### **Summary: Sequential Statements so far**

- Sequential statements are within an 'always' block
- The sequential block is triggered with a change in the sensitivity list
- Signals assigned within an always must be declared as reg
- We use <= for (non-blocking) assignments and do not use 'assign' within the always block.

#### **Summary: Basics of always Statements**

```
module example (input clk,
               input [3:0] d,
               output reg [3:0] q);
 wire [3:0] normal;  // standard wire
 reg [3:0] special; // assigned in always
 always @ (posedge clk)
                  // first FF array
   special <= d;</pre>
 assign normal = ~ special; // simple assignment
 always @ (posedge clk)
   q <= normal;</pre>
                           // second FF array
endmodule
```

You can have many always blocks

### Why does an always Statement Memorize?


- This statement describes what happens to signal q
- ... but what happens when clock is not rising?

### Why does an always Statement Memorize?


- This statement describes what happens to signal q
- ... but what happens when clock is not rising?
- The value of q is preserved (memorized)

## Finite State Machines (FSMs)

- Each FSM consists of three separate parts:
  - next state logic
  - state register
  - output logic



# FSM Example: Divide by 3



#### FSM in Verilog, Definitions

- We define state and nextstate as 2-bit reg
- The parameter descriptions are optional, it makes reading easier

#### FSM in Verilog, State Register

- This part defines the state register (memorizing process)
- Sensitive to only clk, reset
- In this example reset is active when '1'

#### FSM in Verilog, Next State Calculation

- Based on the value of state we determine the value of nextstate
- An always .. case statement is used for simplicity.

#### FSM in Verilog, Output Assignments

```
// output logic
assign q = (state == S0);
```

- In this example, output depends only on state
  - Moore type FSM
- We used a simple combinational assign

### FSM in Verilog, Whole Code

```
module divideby3FSM (input clk, input reset, output q);
  reg [1:0] state, nextstate;
  parameter S0 = 2'b00;
  parameter S1 = 2'b01;
  parameter S2 = 2'b10;
  always @ (posedge clk, posedge reset) // state register
     if (reset) state <= S0;</pre>
     always @ (*)
                                     // next state logic
     case (state)
        S0: nextstate = S1;
        S1: nextstate = S2;
        S2: nextstate = S0;
        default: nextstate = S0;
     endcase
  assign q = (state == S0);  // output logic
endmodule
```