# VHDL


Concurrent & Sequential Statements (cond...)

Segrential 'if-then-else' part 3 in your coole?

if Cond1 then? if Cond1 then y <= a; end if

[Implied ond if

memory / Inferred Latch] elsif
y <= y; end if;



This is also true for. Concurrent statements.

=> with 'enable select

Y <= a when '1';

Both will ainfer latch.


## Sequential circuit

- · Two main fundamental building blocks

- Flip-flops => SR-FF, D-FF, T-FF, JK-FF


- Latch => SR-Latch, D-Latch.

· What is the fundamental difference between hatch & FF?




\* Implementing Sequential circuits with VHDL Code.

- => The use of concurrent code is in general not recommended.
- -> Use sequential code
   Process with a Bensitivity list.
- \* How to design a Latch?



\* How to design a D-Ff?.



- Need to use process

- Use EVENT attribute

or

Use crising-edge' or 'falling-ædge' functions. defined in ille. Std-logic-1164 Prekage.

# **VHDL Codes**

## D-Latch with synchronous reset

```
20 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
22
23 entity dlatch is
24
    Port ( d : in STD LOGIC;
           clk : in STD LOGIC;
26
              reset : in STD LOGIC;
27
              q: out STD LOGIC);
28
   end dlatch;
29
   architecture Behavioral of dlatch is
31
32 begin
33 process(d, reset, clk)
34 begin
35
       if (clk='1') then
36
           if (reset='1') then
37
               q<='0';
38
           else
39
               q \le d;
40
           end if;
    end if;
42 end process;
   end Behavioral;
```

#### D-FF with synchronous reset

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23 entity dff synchronous reset is
24 Port ( d : in STD LOGIC;
    clk : in STD LOGIC;
          reset : in STD LOGIC;
26
    q : out STD LOGIC);
27
   end dff synchronous reset;
29
   architecture Behavioral of dff synchronous reset is
31 begin
32 process(clk)
33 begin
34 if (clk'event and clk = '1') then
35 if (reset='1') then
36
        <='0';
37 else
38
        q<=d;
39 end if;
    end if:
40
41 end process;
42 end Behavioral;
```

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23
   entity dff synchronous reset is
    Port ( d : in STD LOGIC;
24
25
          clk : in STD LOGIC;
26
            reset : in STD LOGIC;
            q : out STD LOGIC);
27
28
   end dff synchronous reset;
29
   architecture Behavioral of dff synchronous reset is
   begin
31
32 process(clk)
33 begin
34 if (rising edge(clk)) then
35 if (reset='1') then
     q<='0';
36
37 else
38
        q<=d;
39 end if;
40 end if;
41
   end process;
   end Behavioral;
42
```

### D-FF with asynchronous reset

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23 entity dff asynchronous reset is
24 Port ( d : in STD LOGIC;
reset : in STD LOGIC;
26
         q : out STD LOGIC);
28 end dff asynchronous reset;
29
   architecture Behavioral of dff asynchronous reset is
31 begin
32 process(clk,reset)
33 begin
34 if (reset='1') then
35 q<='0';
36 elsif (clk' event and clk='1') then
37 q<=d;</pre>
38 end if;
39 end process;
40 end Behavioral:
```

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23
    entity dff asynchronous reset is
       Port ( d : in STD LOGIC;
24
            clk : in STD LOGIC;
25
             reset : in STD LOGIC;
26
              q : out STD LOGIC);
27
   end dff asynchronous reset;
28
29
    architecture Behavioral of dff asynchronous reset is
30
31 begin
32 process(clk,reset)
33 begin
34 if (reset='1') then
        q<='0';
35
    elsif (rising edge(clk)) then
36
37
        q<=d;
      end if;
38
39 end process;
40 end Behavioral:
```