VHDL Test Bench.

VLSI design flow.



(Testing procedure)

Functional Simulation

(RTL ^)

(Behavioural Simulation)

→ Functional verification

Purpose is to check the design functionalities based on VHDL code.

→ At this stage, we don't have any kind of timing information or other device information

↓

using simulator, we verify whether the written HDL model has achieved the expected functionality.

mydesign.vhd : HDL model.

↓ Compile your design & Do the Simulation.

Simulation types / Simulation interface options.

→ Interactive Simulation (X not recommended).
(Graphical functional simulation).

→ Test bench based Simulation.

- Manual functional simulation ✓
- Automated " "


Graph
VHDL
DUT
Graph
Graphical functional simulation
VHDL
VHDL
DUT
Graph
Manual functional simulation
VHDL
VHDL
DUT
VHDL
Automated functional simulation

VHDL test bench

In the same project directory.
- mydesign.vhd — Top-level entity. HDL model code
- mydesign_tb.vhd — test bench code.

- How to write the VHDL code of test bench?

⇒ Declare the library & packages.

⇒ Declare ~~with~~. the entity (Empty entity. i.e. no port declaration)

⇒ Start your architecture of your code

① ⇒ Declare your top-level entity as a Component (Component declaration for the unit under test)



② ⇒ Declare the signals of type of the ports of the top-level component.

e.g. Comparator.vhd



Part of the architecture declaration section

(i) Declare comparator as a Component.

(ii) Declare signals : i/p signals, o/p signals } same-type

< Signal name can be same as the port name & you may have to initialize the signals. >

⇒ Architecture body part.

begin. → ① Instantiate your top-level entity (component) (declared as a component already)

End arch_name; ② Apply Stimulus using either Concurrent Statement or Sequential Statement.

⇒ Concurrent Statement

after td ns.

after 100 ns.

⇒ Sequential Statement.

process <with no Sensitivity list>

begin.

wait for td ns; <e.g. wait for 100ns;>

end process;

VHDL Test Bench code examples

Top-level entity: comparator.vhd

```
20  library IEEE;
21  use IEEE.STD_LOGIC_1164.ALL;
22
23
24  entity comparator is
25      Generic (N: natural:=4);
26      Port ( a : in  STD_LOGIC_VECTOR (N-1 downto 0);
27             b : in  STD_LOGIC_VECTOR (N-1 downto 0);
28             g : out  STD_LOGIC;
29             e : out  STD_LOGIC;
30             l : out  STD_LOGIC);
31  end comparator;
32
33  architecture Behavioral of comparator is
34
35  begin
36  process(a,b)
37  begin
38     if (a>b) then
39        g<='1'; e<='0'; l<='0';
40     elsif (a=b) then
41        g<='0'; e<='1'; l<='0';
42     elsif (a<b) then
43        g<='0'; e<='0'; l<='1';
44     else
45        g<='X';e<='X';l<='X';
46     end if;
47  end process;
```

Test-bench code:
comparator_tb.vhd
Stimuli applied using sequential statements

```
1   LIBRARY ieee;
2   USE ieee.std_logic_1164.ALL;
3
4   ENTITY comparator_tb IS
5   END comparator_tb;
6
7   ARCHITECTURE behaviour_tb OF comparator_tb IS
8
9   -- Component Declaration for the Unit Under Test (UUT)
10
11      COMPONENT comparator
12      PORT(
13           a : IN  std_logic_vector(3 downto 0);
14           b : IN  std_logic_vector(3 downto 0);
15           g : OUT  std_logic;
16           e : OUT  std_logic;
17           l : OUT  std_logic
18         );
19      END COMPONENT;
20     -- Declare the signals
21     --Inputs
22     signal a : std_logic_vector(3 downto 0);
23     signal b : std_logic_vector(3 downto 0);
24
25     --Outputs
26     signal g : std_logic;
27     signal e : std_logic;
28     signal l : std_logic;
```

```
30  BEGIN
31
32
33  -- Instantiate the DUT/UUT
34  dut: comparator PORT MAP (a, b, g, e,l);
35  --dut: comparator PORT MAP (a => a, b => b, g => g, e => e,l => l);
36
37
38  -- Apply Stimulus
39  process
40  begin
41  a<="1100"; b<="0001";
42  wait for 200 ns;
43
44  a<="1001"; b<="1001";
45  wait for 200 ns;
46
47  a<="1000"; b<="1111";
48  wait for 200 ns;
49
50  --likewise you may write all the possible input combinations
51
52  wait; --suspend the process indefinitely
53  end process;
54  END behaviour_tb;
```


Name
Value
a[3:0]
b[3:0]
g
e
l
1000
1111
0
0
1
0 ns
200 ns
400 ns
1100
1001
1000
0001
1001
1111

Test-bench code:
comparator_tb2.vhd
Stimulus applied using concurrent statements

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY comparator_tb2 IS
5  END comparator_tb2;
6
7  ARCHITECTURE behaviour_tb2 OF comparator_tb2 IS
8
9      -- Component Declaration for the Unit Under Test (UUT) / Device Under Test (DUT)
10
11     COMPONENT comparator
12     PORT(
13          a : IN  std_logic_vector(3 downto 0);
14          b : IN  std_logic_vector(3 downto 0);
15          g : OUT  std_logic;
16          e : OUT  std_logic;
17          l : OUT  std_logic
18         );
19     END COMPONENT;
20
21    --Inputs
22    signal a : std_logic_vector(3 downto 0);
23    signal b : std_logic_vector(3 downto 0);
24
25    --Outputs
26    signal g : std_logic;
27    signal e : std_logic;
28    signal l : std_logic;
```

```
30  BEGIN
31
32
33  -- Instantiate the DUT/UUT
34
35  dut: comparator PORT MAP (a, b, g, e,l);
36
37  --dut: comparator PORT MAP (a => a, b => b, g => g, e => e,l => l);
38
39  -- Apply Stimulus
40  a <= "1100", "1001" after 200 ns, "1000" after 400 ns;
41  b <= "0001", "1001" after 200 ns, "1111" after 400 ns;
42
43
44  END behaviour_tb2;
```


1.00us
Re-launch
1,000.000 ns
Name
Value
0 ns
200 ns
400 ns
600 ns
800 ns
1,000 ns
a[3:0]
1000
1100
1001
1000
b[3:0]
1111
0001
1001
1111
g
0
e
0
l
1