ASIC Design using Verilog/VHDL

(EC9036)

VHDL - Introduction

- VHDL is a hardware description language. The code describes the behavior or structure of an electronic circuit, from which a compliant physical circuit can be inferred by a compiler.
- Its main applications include synthesis of digital circuits onto CPLD/ FPGA (Complex Programmable Logic Device/Field Programmable Gate Array) chips and layout/mask generation for ASIC (Application-Specific Integrated Circuit) fabrication.
- VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language, and resulted from an initiative funded by the U.S. Department of Defense in the 1980s.
- VHDL allows circuit synthesis as well as circuit simulation


Synthesis and Simulation

- Synthesis is the translation of a source code into a hardware structure that implements the intended functionality, while the Simulation is a testing procedure to ensure that such functionality is indeed achieved by the synthesized circuit.
- EDA Tools
- --From Xilinx: ISE (XST for synthesis, ISE Simulator for simulation)
- --From Synopsys: Design Compiler Ultra and Premier (synthesis), VCS (simulation), etc.
- -- From Mentor Graphics: Precision RTL and Leonardo Spectrum (synthesis), ModelSim (simulation)

Synthesis of Digital Systems

- Synthesis
- "abstract high-level specification" to "detailed implementation"
- Analogy with Compiler
- Both translate high-level specification to low-level
- Outputs are different
- Compiler output: instruction stream + operands
- Synthesis output may be a combination of different Hardware components (ALU, MUX, Registers, Memories, etc.)


VHDL code structure



(a) Fundamental sections of a VHDL code; (b) Fundamental parts of a library.

ENTITY and ARCHITECTURE

• The main part of an ENTITY is PORT, which is a list with specifications of all input and output ports (pins) of the circuit. Entity has interface information only. It does not define any functionality.



- ARCHITECTURE contains a description of how the circuit should function, from which the actual circuit is inferred.
- For a given entity, we may have different architectures.
 - -- different levels of detail
 - -- different views

```
LIBRARY library_name;
USE library_name.package_name.all;
```

```
PORT (
    port_name: port_mode signal_type;
    port_name: port_mode signal_type;
    port_name: port_mode signal_type;
    ...);
END [ENTITY] [entity_name];
```

```
ARCHITECTURE architecture_name OF entity_name IS
    [architecture_declarative_part]


BEGIN
    architecture_statements_part

END [ARCHITECTURE] [architecture_name];
```

Important points

- VHDL is not case sensitive, except possibly for the STD_ULOGIC symbols ('Z', 'X', etc.).
- VHDL code is inherently concurrent (contrary to regular computer programs (HLL codes), which are sequential).
- Remember that in a concurrent code the order of the statements does not matter. For example, if a code uses three concurrent statements, called stat1, stat2, and stat3, then any of the following sequences will render the same physical circuit: {stat1,stat2,stat3}={stat2,stat3,stat1}.

Example: Full adder circuit



а	b	cin	sum cout
0	0	0	0 0
0	1	0	1 0
1	0	0	1 0
1	1	0	0 1
0	0	1	1 0
0	1	1	0 1
1	0	1	0 1
1	1	1	1 1

```
19
   library IEEE;
20
   use IEEE.STD LOGIC 1164.ALL;
21
22
   -- Uncomment the following library declaration if using
24
   -- arithmetic functions with Signed or Unsigned values
   --use IEEE.NUMERIC STD.ALL;
25
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
   --use UNISIM.VComponents.all;
30
31
32
    entity full adder is
        Port ( a : in STD LOGIC;
33
               b : in STD LOGIC;
34
               cin : in STD LOGIC;
35
               sum: out STD LOGIC;
36
               cout : out STD LOGIC);
37
38
    end full adder;
39
    architecture arch1 of full adder is
40
41
42
   begin
43 sum <= a xor b xor cin;</p>
44
   cout <= (a and b) or (b and cin) or (cin and a);
    end arch1;
45
```

```
14 library IEEE;
15
   use IEEE.STD LOGIC 1164.ALL;
16
17
    entity full adder2 is
18
        Port ( a : in STD LOGIC;
19
              b : in STD LOGIC;
               cin : in STD LOGIC;
20
21
              sum : out STD LOGIC;
22
               cout : out STD LOGIC);
23
    end full adder2;
    architecture arch2 of full_adder2 is
24
25
    signal input: std logic vector (2 downto 0);
    signal output: std logic vector (1 downto 0);
26
27
  begin
28
    input <=a & b &cin;
29 sum <= output(1);</pre>
30
  cout <= output(0);
31
  with input select
32
    output <= "00" when "000",
33
             "10" when "001",
34
             "10" when "010",
35
            "01" when "011",
            "10" when "100",
36
             "01" when "101",
37
38
             "01" when "110",
39
             "11" when "111",
40
             "XX" when others;
41
    end arch2;
```

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 entity full_adder3 is
       Port ( a : in STD_LOGIC;
23
          b : in STD LOGIC;
24
            cin : in STD_LOGIC;
25
             sum : out STD LOGIC;
26
             cout : out STD LOGIC);
27
   end full adder3;
29
    architecture arch3 of full_adder3 is
31 COMPONENT half adder
32
    PORT(x,y : IN std logic;
    u,v : OUT std_logic);
33
34 END COMPONENT:
35 COMPONENT orgate
36
    PORT(x,y : IN std_logic;
37
            z: OUT std logic);
38 END COMPONENT;
    signal s1,c1,c2: STD_LOGIC;
40 begin
41 hal: half_adder port map(a,b,s1,c1);
42 ha2: half_adder port map(s1,cin,sum,c2);
43 orgate1: orgate port map(c1,c2,cout);
44 end arch3;
```