

Sequence detector

The sequence detector is a single input circuit that will accept a stream of bits (at every clock edge, it will accept one bit) and generate an output '1' whenever the particular sequence is detected. The sequence detector can detect the given sequence either in a non-overlapped manner or in an overlapped manner.

In an overlapping sequence detector, the last bit of one sequence becomes the first bit of the next sequence. However, in a non-overlapping sequence detector, the last bit of one sequence does not become the first bit of the next sequence.

From the word description of the problem, one can understand that the circuit will accept a stream of bits and generate an output '1' whenever the sequence 1011 is detected. Then, the circuit will go back to the initial state and wait for the next 1011 sequence to generate the output. For example, if the input is 1011011011011, the output generated will be 0001000001000. But in the case of an overlapping sequence detector, the output will be 0001001001001 i.e., additional two 1's are generated due to overlapping sequences.

For non overlapping case

Input : **1011011011011**

Output: **0001000001000**


For overlapping case

Input : **1011011011011**

Output: **0001001001001**

Hints:

- How to design a sequence detector?
 - As you can understand from the given specification, the sequence detector would be a synchronous digital system which essentially be represented as a FSM (Mealy or Moore). So, you must define the state-diagram (consider any type of FSM ~ Mealy or Moore) which will satisfy the given specification.
 - Once you are done with the state diagram, you will have your FSM model which can be seen as a combination of combinational logic and sequential logic (register or memory which will store the previous state).




- How to write the codes?

In your defined FSM (derived from the state diagram), there would be essentially three units that will operate concurrently:

1. A register (driven by the clock)
2. A combinational logic block that will perform state transition
3. Another combinational logic block which will determine output.

In VHDL, you need to define three concurrent sequential blocks (Processes) in your defined <architecture>. Here is a coding format for a FSM with the following state-transition diagram:



VHDL Template for FSMs

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY <entity_name> IS
6      PORT (clk, rst: IN STD_LOGIC;
7            input: IN <data_type>;
8            output: OUT <data_type>);
9  END <entity_name>;
10 -----
11 ARCHITECTURE <architecture_name> OF <entity_name> IS
12     TYPE state IS (A, B, C, ...);
13     SIGNAL pr_state, nx_state: state;
14     ATTRIBUTE ENUM_ENCODING: STRING; --optional attribute
15     ATTRIBUTE ENUM_ENCODING OF state: TYPE IS "sequential";
16 BEGIN
  
```

```
-- Process block for the register: (Sequential logic block)
18     PROCESS (clk, rst)
19     BEGIN
20         IF (rst='1') THEN
21             pr_state <= A;
22         ELSIF (clk'EVENT AND clk='1') THEN
23             pr_state <= nx_state;
24         END IF;
25     END PROCESS;
```

-- Add another Process block for the Next state logic: (Combinational logic block)

// codes

-- Add another Process block for the FSM output logic: (Combinational logic block)


// codes

In line 12, an enumerated data type, called state, is created, then the signals pr_state and nx_state are declared in line 13 as conforming with that data type. Line 14-15 are optional and are used for defining FSM Encoding Styles. For simple behavioural simulation, you may just ignore them or it's okay to use the tool's default FSM encoding style.

Similarly, in Verilog, you may use three <always> blocks:


1. One for state transitions
2. One for outputting, and
3. Another one for registering

Moore FSM (101 detector)



Overlapping

Non-Overlapping



Moore FSM (101 detector)

```
1 `timescale 1ns / 1ps
2 module sequence_detector(x,clk,reset,detector_out);
3     input clk; // clock signal
4     input reset; // reset input
5     input x; // binary input
6     output reg detector_out; // output of the sequence detector
7     parameter    s0=2'b00, // "Zero" State
8                  s1=2'b01, // "One" State
9                  s2=2'b10, // "OneZero" State
10                 s3=2'b11; // "OnceZeroOne" State
11     reg [1:0] present_state, next_state; // current state and next state
```

```
12 // sequential memory of the Moore FSM
13 always @(posedge clk, posedge reset)
14 begin
15     if(reset==1'b1)
16         present_state <= s0; // when reset=1, reset the state of the FSM to "Zero" State
17     else
18         present_state <= next_state; // otherwise, next state
19 end
```

```

20 // combinational logic of the Moore FSM
21 // to determine next state
22 always @(present_state,x)
23 begin
24     case(present_state)
25     s0:begin
26         if(x==1'b1)
27             next_state = s1;
28         else
29             next_state = s0;
30     end
31     s1:begin
32         if(x==1'b0)
33             next_state = s2;
34         else
35             next_state = s1;
36     end
37     s2:begin
38         if(x==1'b0)
39             next_state = s0;
40         else
41             next_state = s3;
42     end
43     s3:begin
44         if(x==1'b0)
45             next_state = s0;
46         else
47             next_state = s1;
48     end
49     default:next_state = s0;
50 endcase
51 end

52 // combinational logic to determine the output
53 // of the Moore FSM, output only depends on current state
54 always @(present_state)
55 begin
56     case(present_state)
57     s0:    detector_out = 1'b0;
58     s1:    detector_out = 1'b0;
59     s2:    detector_out = 1'b0;
60     s3:    detector_out = 1'b1;
61     default: detector_out = 1'b0;
62 endcase
63 end
64 endmodule

```



Test Bench

```
1  `timescale 1ns / 1ps
2  module sequence_detector_tb;
3
4      // Inputs
5      reg x;
6      reg clk;
7      reg reset;
8
9      // Outputs
10     wire detector_out;
11
12     // Instantiate the Unit Under Test (UUT)
13     sequence_detector uut (
14         .x(x),
15         .clk(clk),
16         .reset(reset),
17         .detector_out(detector_out)
18     );
19
```

```
20 initial begin
21     clk = 0;
22     forever #5 clk = ~clk;
23 end
24 initial begin
25     // Initialize Inputs
26     x = 0;
27     reset = 1;
28     // Wait 100 ns for global reset to finish
29     #30;
30     reset = 0;
31     #40;
32     x = 1;
33     #10;
34     x = 0;
35     #10;
36     x = 1;
37     #20;
38     x = 0;
39     #20;
40     x = 1;
41     #20;
42     x = 0;
43     // Add stimulus here
44 end
45 endmodule
```


Mealy FSM (101 detector)

Non-overlapping



Mealy FSM (101 detector)

Overlapping







```

1  `timescale 1ns / 1ps
2  module sequence_detector_mealy(x,clk,reset,detector_out);
3  input clk; // clock signal
4  input reset; // reset input
5  input x; // binary input
6  output reg detector_out; // output of the sequence detector
7  parameter  s0=2'b00, // "Zero" State
8              s1=2'b01, // "One" State
9              s2=2'b10; // "OneZero" State
10 reg [1:0] present_state, next_state; // current state and next state
11 // sequential memory of the Moore FSM
12 always @(posedge clk, posedge reset)
13 begin
14     if(reset==1'b1)
15         present_state <= s0; // when reset=1, reset the state of the FSM to "Zero" State
16     else
17         present_state <= next_state; // otherwise, next state
18 end

```

```
// combinational logic of the Mealy FSM
// to determine next state
always @(present_state,x)
begin
case(present_state)
s0:begin
    if(x==1'b1)
        next_state = s1;
    else
        next_state = s0;
end
s1:begin
    if(x==1'b1)
        next_state = s1;
    else
        next_state = s2;
end
s2:begin
    if(x==1'b1)
        next_state = s1;
    else
        next_state = s0;
end
default:next_state = s0;
endcase
end
```

```
45 // combinational logic to determine the output
46 // of the Mealy FSM, output depends on current state and external input
47 always @(present_state,x)
48 begin
49     case (present_state)
50         s0:    detector_out = 1'b0;
51         s1:    detector_out = 1'b0;
52         s2:    begin
53                 if (x==1'b1)
54                     detector_out = 1'b1;
55                 else
56                     detector_out = 1'b0;
57             end
58         default:    detector_out = 1'b0;
59     endcase
60 end
61 endmodule
```

Name	Value
 x	0
 clk	0
 reset	0
 detector_out	0

