## **Verilog Code and Simulation Output**

## File: gates.v

```
module and2 (
    output wire out,
    input x,
    input y
  assign out = x & y;
endmodule
module or2 (
    output wire out,
    input x,
    input y
 assign out = x \mid y;
{\tt endmodule}
module inv (
    output wire out,
    input x
  assign out = !x;
{\tt endmodule}
module gates (
    input x,
    input y,
    input z,
    output wire out
  assign out = (x \& y) \mid z;
endmodule
```

## File: gates\_tb.v

```
module gates_tb ();
  reg in1, in2, in3;
  wire oand, oor, inv1, inv2;
  wire result;
  initial begin
     $monitor("input 1: %b input2: %b -> and: %b or: %b inv1: %b inv2: %b circuit: %b", in1, in2,
               oand, oor, inv1, inv2, result);
     in2 = 0;
     in3 = 0;
     #5{in1, in2, in3} = 3'b100;
#5{in1, in2, in3} = 3'b110;
     #5\{in1, in2, in3\} = 3'b010;
     #5{in1, in2, in3} = 3'b001;
#5{in1, in2, in3} = 3'b101;
#5{in1, in2, in3} = 3'b111;
     #5{in1, in2, in3} = 3'b011;
  and2 U0 (
       .out(oand),
       .x (in1),
       .y (in2)
```

```
);
  or2 U1 (
      .out(oor),
      .x (in1),
.y (in2)
  );
  inv U2 (
      .out(inv1),
      .x (in1)
  );
      .out(inv2),
      .x (in2)
  );
  gates U4 (
      .out(result),
      .x (in1),
      y (in2),
.z (in3)
initial begin
    $dumpfile("gates.vcd");
    $dumpvars(0, gates_tb);
endmodule
```

## **Simulation Output**

```
VCD info: dumpfile gates.vcd opened for output.
input 1: 0 input2: 0 -> and: 0 or: 0 inv1: 1 inv2: 1 circuit: 0 input 1: 1 input2: 0 -> and: 0 or: 1 inv1: 0 inv2: 1 circuit: 0 input 1: 1 input2: 1 -> and: 1 or: 1 inv1: 0 inv2: 0 circuit: 1 input 1: 0 input2: 1 -> and: 0 or: 1 inv1: 1 inv2: 0 circuit: 1 input 1: 0 input2: 0 -> and: 0 or: 0 inv1: 1 inv2: 0 circuit: 1 input 1: 1 input2: 0 -> and: 0 or: 0 inv1: 1 inv2: 1 circuit: 1 input 1: 1 input2: 0 -> and: 0 or: 1 inv1: 0 inv2: 1 circuit: 1 input 1: 1 input2: 1 -> and: 1 or: 1 inv1: 0 inv2: 0 circuit: 1 input 1: 0 input2: 1 -> and: 0 or: 1 inv1: 1 inv2: 0 circuit: 1
```

Waveform diagram is in separate PDF: waves.pdf

Time	l <del>.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</del>	sec <u>10</u>	<u>kec</u> 15	sec 21	<u>                                    </u>	sec 30	sec 35 sec
ut=0							
0=2							
r=0							
ut=0							
:=0							
=0							
ut=1							
=0							
ut=1 =0							
it=0				1			
=0							
=0							
=0							
-0					-		