```
1 ==> vending_machine.v <==</pre>
 2 module d_flip_flop (
 3
       input clk,
       input rst,
 5
       input data,
 6
       output reg q
7);
8
     always @(posedge clk or rst) begin
9
       #1 q = (rst) ? ~rst : data;
10
     end
11 endmodule
12
13 module vending machine (
14
      input coin type,
       input clk,
15
16
       input rst,
17
       output is dispensed,
18
       output [1:0] state
19);
20
    d flip flop UO (
21
         .clk(clk),
22
          .rst(rst),
23
          .data(state[1] | coin type & state[0]),
24
          .q(is dispensed)
25
26
     d_flip_flop U1 (
27
         .clk(clk),
28
         .rst(rst),
29
          .data(~coin_type & ~state[1]),
30
         .q(state[0])
31
     );
32
     d_flip_flop U2 (
33
         .clk(clk),
34
          .rst(rst),
35
          .data((~coin_type & ~state[1] & state[0]) + (coin_type & ~state[0])),
36
37
38 endmodule
39
40 ==> tb.py <==
41 import random
42
43 code_template = (
   lambda start, test_cases: f"""
44
45 module orange_tb();
46
       initial begin
47
           $dumpfile("orange tb.vcd");
48
            $dumpvars(0, orange tb);
49
       end
50
51
       reg coin, clk, rst;
52
       wire [1:0] state;
53
       wire dispenser output;
54
55
       initial begin
56
           clk = 1'b0;
57
           rst = 1'b1;
58
           coin = 1'bz;
59
           $display("----RESET----");
60 {start}
            #10 \text{ rst} = 1'b0;
61
           $display("---RESET----");
62
63
   {test cases}
64
           #11 $finish(0);
65
66
67
       always forever begin
68
           #5 clk = \sim clk;
69
           if (clk) begin
70
                $display("inp: %b :: out: %b :: state: %2b :: rst: %b", coin, dispenser_output, state, rst);
71
72
       end
73
74
       vending_machine U0 (
75
           .coin type(coin),
76
           .clk(clk).
```

```
77
            .rst(rst),
 78
            .is_dispensed(dispenser_output),
 79
            .state(state)
 80
        );
 81 endmodule
 82 """
 83 )
 84
 85 # Coin Sequence Length
 86 N = 5
 87 valid_values = [[0, 1], [1, 0], [0, 0, 0]]
 88 numbers = []
 89 for _{\rm in} range(N):
        numbers.extend(random.choice(valid values))
 91 print(numbers)
 92
 93 tests = [f'' t #10 coin=1'b{x};" for x in numbers]
 94
 95 with open("orange_tb.v", "w") as testbench:
 96
        print(code_template(tests[0], "\n".join(tests[1:])), file=testbench)
 97
 98
    ==> orange tb.v <==
99
100 module orange_tb();
101
       initial begin
102
            $dumpfile("orange tb.vcd");
103
            $dumpvars(0, orange tb);
104
        end
105
106
       reg coin, clk, rst;
107
        wire [1:0] state;
108
        wire dispenser_output;
109
110
        initial begin
            clk = 1'b0;
111
            rst = 1'b1;
112
113
            coin = 1'bz;
            $display("----RESET----");
114
115 #10 coin=1'b0;
116
            #10 rst = 1'b0;
            $display("----RESET----");
117
118 #10 coin=1'b1;
119
     #10 coin=1'b0;
     #10 coin=1'b1;
120
121
     #10 coin=1'b0;
122
     #10 coin=1'b1;
123
     #10 coin=1'b0;
     #10 coin=1'b0;
124
125
    #10 coin=1'b0;
    #10 coin=1'b0;
126
127
    #10 coin=1'b0;
128
     #10 coin=1'b0;
129
            #10 $finish(0);
130
        end
131
132
        always forever begin
133
            #5 clk = \sim clk;
134
            if (clk) begin
135
                 $display("inp: %b :: out: %b :: state: %2b :: rst: %b", coin, dispenser output, state, rst);
136
            end
137
        end
138
139
        vending machine UO (
140
           .coin_type(coin),
141
            .clk(clk),
142
            .rst(rst),
143
            .is dispensed (dispenser output),
144
            .state(state)
145
        );
146 endmodule
147
148
149 ==> output.txt <==
150 VCD info: dumpfile orange tb.vcd opened for output.
151 ----RESET----
152 inp: z :: out: 0 :: state: 00 :: rst: 1
```

153	inp:	0 ::	out:	0	::	state:	00	::	rst:	1
154	R	RESET								
155	inp:	0 ::	out:	0	::	state:	01	::	rst:	0
156	inp:	1 ::	out:	0	::	state:	11	::	rst:	0
157	inp:	0 ::	out:	1	::	state:	00	::	rst:	0
158	inp:	1 ::	out:	0	::	state:	01	::	rst:	0
159	inp:	0 ::	out:	1	::	state:	00	::	rst:	0
160	inp:	1 ::	out:	0	::	state:	01	::	rst:	0
161	inp:	0 ::	out:	1	::	state:	00	::	rst:	0
162	inp:	0 ::	out:	0	::	state:	01	::	rst:	0
163	inp:	0 ::	out:	0	::	state:	11	::	rst:	0
164	inp:	0 ::	out:	1	::	state:	00	::	rst:	0
165	inp:	0 ::	out:	0	::	state:	01	::	rst:	0
166	inp:	0 ::	out:	0	::	state:	11	::	rst:	0