

SAYISAL TASARIM (BM222) LAB ÖDEV-8 RAPORU

HAZIRLAYAN:

AD-SOYAD: SÜMEYYE ARMUTCU

OKUL NO: 21118080009

JK Flip Flop modül kodu:

```
h C:/intelFPGA/18.1/work/jkflip.v (/kcounter_tb/dut/jkflip4) - Default =
Ln#
 1
     module jkflip(q_out,qnot_out,j,k,clock,clear);
          input j,k,clock,clear;
 3
           output q_out,qnot_out;
 4
           reg q;
 5
           assign q out = q;
 6
           assign qnot_out = ~q;
 8
             begin
                q = 1'b0;
 9
10
11
        always @(posedge clock or posedge clear)
13
            begin
14
             if(clear)
15
             begin
              q <= 1'b0;
16
              end
18
            else
19
             begin
20
                case ({j,k})
21
                2'b00: begin 7 <= q; end
                2'b01: begin q <= 1'b0; end
23
                2'bl0: begin q \le 1'bl; end
                2'bll: begin q <= ~q; end
25
                endcase
            end
26
27
          end
      endmodule
28
```

Sayıcı modül kodu:

```
h C:/intelFPGA/18.1/work/kcounter.v (/kcounter_tb/dut) - Default =
Ln#
     module kcounter(q,clock,reset);
       input clock;
       input reset;
       output [3:0]q;
 5
       wire q1,q1_not,q2,q2_not,q3,q3_not,q4,q4_not;
       wire out1, out2, out3;
       wire [3:0]q;
 8
       jkflip jkflipl(ql,ql_not,l,l,clock,reset);
       and(outl,ql,1);
10
       jkflip jkflip2(q2,q2_not,out1,out1,clock,reset);
11
       and (out2, out1, q2);
12
       jkflip jkflip3(q3,q3_not,out2,out2,clock,reset);
13
        and (out3, out2, q3);
       jkflip jkflip4(q4,q4_not,out3,out3,clock,reset);
14
15
       assign q[0] = q1;
16
        assign q[1] = q2;
17
       assign q[2] = q3;
18
       assign q[3] = q4;
      and (reset,q2,q3,q4);
19
       endmodule
20
```

Simülasyon görüntüsü (X % 3 == 0, Y = 13):



