

SAYISAL TASARIM (BM222) LAB ÖDEV-2 RAPORU

HAZIRLAYAN:

AD-SOYAD: SÜMEYYE ARMUTCU

OKUL NO: 21118080009

Genişletme adımları:

```
i fade: X = (A+B) (B+C+D) (A+D)
1. Terim: (A+B)
(A+B+CC') → (A+B+C) (A+B+C')
(A+B+C+DD') - (A+B+C+D) (A+B+C+D')
(A+B+C'+DD') \rightarrow (A+B+C'+D) (A+B+C'+D')
⇒ (A+B+C+D) (A+B+C+D') (A+B+C'+D) (A+B+C'+D')
11. Terim: (B'+(+D)
(AA'+B'+C+D) \rightarrow (A+B'+C+D) (A'+B'+C+D)
\Rightarrow (A+B'+C+D) (A'+B'+C+D)
 III. Terim: (A'+D)
 (A'+D+GG') \rightarrow (A'+G+D) (A'+G'+D)
 (A'+B+D+CC') → (A'+B+C+D) (A'+B+C'+D)
 (A'+B'+D+CC') \rightarrow (A'+B'+C+D) (A'+B'+C'+D)
 => (A'+B+C+D) (A'+B+C'+D) (A'+B'+C+D) (A'+B'+C'+D)
 POS : (A+B+C+D) (A+B+C+D) (A+B+C'+D) (A+B+C'+D') (A+B+C+D)
 (A'+B'+C+D) (A'+B+C+D) (A'+B+C'+D) (A'+B'+C'+D)
```

Genişletilmemiş ifade modülünün kodları:

```
C:/intelFPGA/18.1/work/ilk.v (/tb_1/ilk_0) - Default
        \neg module ilk(x_i,a,b,c,d);
   1
   3
          input a,b,c,d;
          output x_i;
   4
          wire w_1,w_2,w_3;
          wire not a, not b;
   8
          not (not a, a);
   10
          not (not_b,b);
  11
  12
          or(w_1,a,b);
  13
          or(w_2,not_b,c,d);
  14
          or(w_3, not_a,d);
  15
          and(x_i,w_1,w_2,w_3);
  16
  17
          endmodule
  18
  19
```

Genişletilmiş ifade modülünün kodları:

```
C:/intelFPGA/18.1/work/son.v (/tb_1/son_0) - Default ===
        \neg module son(x_s,a,b,c,d);
          input a,b,c,d;
    3
          output x_s;
          wire w_1,w_2,w_3,w_4,w_5,w_6,w_7,w_8,w_9;
          wire not_a,not_b,not_c,not_d;
    8
          not (not_a,a);
   10
          not (not_b,b);
   11
          not(not_c,c);
   12
          not (not_d,d);
   13
          or(w_1,a,b,c,d);
or(w_2,a,b,c,not_d);
   14
   15
          or(w_3,a,b,not_c,d);
   16
          or(w_4,a,b,not_c,not_d);
   17
   18
          or (w_5,a,not_b,c,d);
   19
          or(w_6,not_a,not_b,c,d);
         or(w_7,not_a,b,c,d);
or(w_8,not_a,b,not_c,d);
   21
   22
         or(w_9,not_a,not_b,not_c,d);
   23
   24
         and(x_s,w_1,w_2,w_3,w_4,w_5,w_6,w_7,w_8,w_9);
   25
   26
         L endmodule
```

Test bench kodları:

C:/intelFPGA/18.1/work/tb_1.v (/tb_1) - Default		C:/intelFPGA/18.1/work/tb_1.v (/tb_1) - Default		C:/intelFPGA/18.1/work/tb_1.v (/tb_1) - Default	
Ln#		Ln#		Ln#	
1	pmodule tb_1();	41		80	d=1'b0;
2	reg a,b,c,d;	42	a=1'b0;	81	
3	wire x i,x s;	43	b=1'b1;	82	#100
4	ilk ilk 0(x i,a,b,c,d);	44	c=1'b0;	83	
5	son son 0(x s,a,b,c,d);	45	d=1'b1;	84	a=1'b1;
6	initial begin	46		85	b=1'b0;
7	a=1'b0;	47	#100	86	c=1'b1;
8	b=1'b0;	48		87	d=1'b1;
9	c=1'b0;	49	a=1'b0;	88	
10	d=1'b0;	50	b=1'b1;	89	# 100
11		51	c=1'b1;	90	
12	#100	52	d=1'b0;	91	a=1'b1;
13		53		92	b=1'b1;
14	a=1'b0;	54	#100	93	c=1'b0;
15	b=1'b0;	55		94	d=1'b0;
16	c=1'b0;	56	a=1'b0;	95	
17	d=1'b1;	57	b=1'b1;	96	#100
18		58	c=1'b1;	97	
19	#100	59	d=1'b1;	98	a=1'b1;
20		60		99	b=1'b1;
21	a=1'b0;	61	#100	100	c=1'b0;
22	b=1'b0;	62		101	d=1'b1;
23	c=1'b1;	63	a=1'b1;	102	
24	d=1'b0;	64	b=1'b0;	103	#100
25		65	c=1'b0;	104	
26	# 100	66	d=1'b0;	105	a=1'b1;
27		67		106	b=1'b1;
28	a=1'b0;	68	#100	107	c=1'b1;
29	b=1'b0;	69		108	d=1'b0;
30	c=1'b1;	70	a=1'b1;	109	
31	d=1'b1;	71	b=1'b0;	110	#100
32		72	c=1'b0;	111	
33	# 100	73	d=1'b1;	112	a=1'b1;
34		74		113	b=1'b1;
35	a=1'b0;	75	#100	114	c=1'b1;
36	b=1'b1;	76		115	d=1'b1;
37	c=1'b0;	77	a=1'b1;	116	
38	d=1'b0;	78	b=1'b0;	117	
39		79	c=1'b1;	118	end
40	#100	80	d=1'b0;	119	endmodule

Simülasyon görüntüsü:



