


What is GPU Direct? CUDA Aware MPI Advanced On Node Communication




NVIDIA GPUDIRECT™

Accelerated Communication with Network & Storage Devices




NVIDIA GPUDIRECT™


Peer to Peer Transfers




NVIDIA GPUDIRECT™

Support for RDMA





REGULAR MPI GPU TO REMOTE GPU




```
cudaMemcpy(s_buf_h,s_buf_d,size,cudaMemcpyDeviceToHost);
MPI_Send(s_buf_h,size,MPI_CHAR,1,tag,MPI_COMM_WORLD);


MPI_Recv(r_buf_h,size,MPI_CHAR,0,tag,MPI_COMM_WORLD,&stat);
cudaMemcpy(r_buf_d,r_buf_h,size,cudaMemcpyHostToDevice);
```



REGULAR MPI GPU TO REMOTE GPU




without GPUDirect



```
MPI_Send(s_buf_d,size,MPI_CHAR,1,tag,MPI_COMM_WORLD);
MPI_Recv(r_buf_d,size,MPI_CHAR,0,tag,MPI_COMM_WORLD,&stat);
```


without GPUDirect




```
#pragma acc host_data use_device (s_buf, r_buf)
MPI_Send(s_buf,size,MPI_CHAR,1,tag,MPI_COMM_WORLD);
MPI_Recv(r_buf,size,MPI_CHAR,0,tag,MPI_COMM_WORLD,&stat);
```




without GPUDirect





```
MPI_Send(s_buf_d,size,MPI_CHAR,1,tag,MPI_COMM_WORLD);
MPI_Recv(r_buf_d,size,MPI_CHAR,0,tag,MPI_COMM_WORLD,&stat);
```



```
#pragma acc host_data use_device (s_buf, r_buf)
MPI_Send(s_buf,size,MPI_CHAR,1,tag,MPI_COMM_WORLD);
MPI_Recv(r_buf,size,MPI_CHAR,0,tag,MPI_COMM_WORLD,&stat);
```

Support for RDMA






UNDER THE HOOD

Summit has fat nodes!

Many connections
Many devices
Many stacks



HBM & DRAM speeds are aggregate (Read+Write).
All other speeds (X-Bus, NVLink, PCle, IB) are bi-directional.

SINGLE THREADED MULTI GPU PROGRAMMING


```
while ( 12 norm > tol && iter < iter max ) {</pre>
   for ( int dev id = 0; dev id < num devices; ++dev id ) {</pre>
        const int top = dev id > 0 ? dev id - 1 : (num devices-1); const int bottom = (dev id+1)%num devices;
        cudaSetDevice( dev id );
        cudaMemsetAsync(12 norm d[dev id], 0 , sizeof(real) );
        jacobi kernel<<<dim grid,dim block>>>( a new[dev id], a[dev id], 12 norm d[dev id],
                                                iy start[dev id], iy end[dev id], nx );
        cudaMemcpyAsync( 12 norm h[dev id], 12 norm d[dev id], sizeof(real), cudaMemcpyDeviceToHost );
        cudaMemcpyAsync( a new[top]+(iy end[top]*nx), a new[dev id]+iy start[dev id]*nx, nx*sizeof(real), ...);
        cudaMemcpyAsync( a new[bottom], a new[dev id]+(iy end[dev id]-1)*nx, nx*sizeof(real), ...);
    12 norm = 0.0;
    for ( int dev id = 0; dev id < num devices; ++dev id ) {</pre>
        cudaSetDevice( dev id ); cudaDeviceSynchronize();
        12 norm += *(12 norm h[dev id]);
    }
   12 norm = std::sqrt( 12 norm );
    for ( int dev id = 0; dev id < num devices; ++dev id ) std::swap(a new[dev id],a[dev id]);</pre>
    iter++;
```

Enable P2P


```
for ( int dev id = 0; dev id < num devices; ++dev id ) {</pre>
    cudaSetDevice( dev id );
    const int top = dev id > 0 ? dev id - 1 : (num devices-1);
    int canAccessPeer = 0;
    cudaDeviceCanAccessPeer ( &canAccessPeer, dev id, top );
    if ( canAccessPeer )
        cudaDeviceEnablePeerAccess ( top, 0 );
    const int bottom = (dev id+1)%num devices;
    if ( top != bottom ) {
        cudaDeviceCanAccessPeer ( &canAccessPeer, dev id, bottom );
        if ( canAccessPeer )
           cudaDeviceEnablePeerAccess ( bottom, 0 );
```

```
cudaMemcpyAsync (
 a_new[top]+(iy_end[top]*nx),
 a_new[dev_id]+iy_start[dev_id]*nx, nx*sizeof(real), ...);
```

```
cudaMemcpyAsync (
 a new[top]+(iy end[top]*nx),
 a_new[dev_id]+iy_start[dev_id]*nx,
                                      nx*sizeof(real), ...);
```



```
cudaMemcpyAsync (
 a new[top]+(iy end[top]*nx),
 a_new[dev_id]+iy_start[dev_id]*nx,
                                      nx*sizeof(real), ...);
cudaMemcpyAsync (
 a new[bottom],
 a_new[dev_id]+(iy_end[dev_id]-1)*nx, nx*sizeof(real), ...);
```




MULTIPLE PROCESS, SINGLE GPU W/O MPI!


```
while ( 12 norm > tol && iter < iter max ) {</pre>
    const int top = dev id > 0 ? dev id - 1 : (num devices-1); const int bottom = (dev id+1)% num devices;
    cudaSetDevice( dev id );
    cudaMemsetAsync(12 norm d[dev id], 0 , sizeof(real) );
    jacobi kernel<<<dim grid,dim block>>>( a new[dev id], a[dev id], 12 norm d[dev id],
                                           iy start[dev id], iy end[dev id], nx );
    cudaMemcpyAsync( 12 norm h[dev id], 12 norm d[dev id], sizeof(real), cudaMemcpyDeviceToHost );
    cudaMemcpyAsync( a new[top]+(iy end[top]*nx), a new[dev id]+iy start[dev id]*nx, nx*sizeof(real), ...);
    cudaMemcpyAsync( a new[bottom], a new[dev id]+(iy end[dev id]-1)*nx, nx*sizeof(real), ...);
   12 norm = 0.0;
    for ( int dev id = 0; dev id < num devices; ++dev id ) {</pre>
       12 norm += *(12 norm h[dev id]);
    }
    12 norm = std::sqrt( 12 norm );
    std::swap(a new[dev id],a[dev id]);
    iter++;
```

```
cudaSetDevice( dev_id );
// Allocate and fill my device buffer
cudaMalloc((void **) &myBuf, nbytes);
cudaMemcpy((void *) myBuf, (void*) buf, nbytes, cudaMemcpyHostToDevice);
// Get my IPC handle
cudaIpcMemHandle_t myIpc;
cudaIpcGetMemHandle(&myIpc, myBuf);
```

```
cudaSetDevice( dev_id );
// Allocate and fill my device buffer
cudaMalloc((void **) &myBuf, nbytes);
cudaMemcpy((void *) myBuf, (void*) buf, nbytes, cudaMemcpyHostToDevice);
// Get my IPC handle
cudaIpcMemHandle_t myIpc;
cudaIpcGetMemHandle(&myIpc, myBuf);
```



```
cudaSetDevice( dev_id );
// Allocate and fill my device buffer
cudaMalloc((void **) &myBuf, nbytes);
cudaMemcpy((void *) myBuf, (void*) buf, nbytes, cudaMemcpyHostToDevice);
// Get my IPC handle
cudaIpcMemHandle_t myIpc;
cudaIpcGetMemHandle(&myIpc, myBuf);
```




```
cudaSetDevice( dev_id );
// Allocate and fill my device buffer
cudaMalloc((void **) &myBuf, nbytes);
cudaMemcpy((void *) myBuf, (void*) buf, nbytes, cudaMemcpyHostToDevice);
// Get my IPC handle
cudaIpcMemHandle_t myIpc;
cudaIpcGetMemHandle(&myIpc, myBuf);
```



```
cudaSetDevice( dev_id );


// Allocate and fill my device buffer
cudaMalloc((void **) &myBuf, nbytes);
cudaMemcpy((void *) myBuf, (void*) buf, nbytes, cudaMemcpyHostToDevice);

// Get my IPC handle
cudaIpcMemHandle_t myIpc;
cudaIpcGetMemHandle(&myIpc, myBuf);
```




```
// Open their Ipc Handle onto a pointer
cudaIpcOpenMemHandle((void **) &a_new[top], topIpc,
    cudaIpcMemLazyEnablePeerAccess); cudaCheckError();
cudaMemcpyAsync (
 a new[top]+(iy end[top]*nx),
 a_new[dev_id]+iy_start[dev_id]*nx, nx*sizeof(real), ...);
```








```
cudaIpcOpenMemHandle((void **) &a_new[top], topIpc,
    cudaIpcMemLazyEnablePeerAccess); cudaCheckError();
cudaMemcpyAsync (
 a new[top]+(iy end[top]*nx),
 a_new[dev_id]+iy_start[dev_id]*nx,
                                     nx*sizeof(real), ...);
```



```
cudaIpcOpenMemHandle((void **) &a new[top], topIpc,
    cudaIpcMemLazyEnablePeerAccess); cudaCheckError();
cudaMemcpyAsync (
  a new[top]+(iy end[top]*nx),
 a new[dev id]+iy start[dev id]*nx, nx*sizeof(real), ...);
cudaIpcOpenMemHandle((void **) &a new[bottom], bottomIpc,
    cudaIpcMemLazyEnablePeerAccess); cudaCheckError();
cudaMemcpyAsync (
  a new[bottom],
 a_new[dev_id]+(iy_end[dev_id]-1)*nx, nx*sizeof(real), ...);
```



GPU TO GPU COMMUNICATION

- CUDA aware MPI functionally portable
 - OpenACC/MP interoperable
 - Performance may vary between on/off node, socket, HW support for GPU Direct
 - Unified memory support varies between implementations, but it becoming common
- Single-process, multi-GPU
 - Enable peer access for straight forward on-node transfers
- Multi-process, single-gpu
 - Pass CUDA IPC handles for on-node copies
- Combine for more flexibility/complexity!



JSRUN/SMPI GPU OPTIONS

To enable CUDA aware MPI, use jsrun --smpiargs="-gpu"

To run GPU code without MPI, use jsrun --smpiargs="off"

KNOWN ISSUES

Things to watch out for (as of December)

No CUDA IPC across resource sets:

[1] Error opening IPC Memhandle from peer:0, invalid argument

One WAR: set PAMI_DISABLE_IPC=1

One (more complicated) WAR: bsub -step_cgroup n and

`swizzle`CUDA_VISIBLE_DEVICES [0,1,2] & [1,0,2] & [2,1,0]



GPU TO GPU COMMUNICATION

- CUDA aware MPI functionally portable
 - OpenACC/MP interoperable
 - Performance may vary between on/off node, socket, HW support for GPU Direct
 - WARNING: Unified memory support varies wildly between implementations!
- Single-process, multi-GPU
 - Enable peer access for straight forward on-node transfers
- Multi-process, single-gpu
 - Pass CUDA IPC handles for on-node copies
- Combine for more flexibility/complexity!



ESSENTIAL TOOLS AND TRICKS


- Pick on-node layout with OLCF jsrun visualizer
 - https://jsrunvisualizer.olcf.ornl.gov/index.html
- Select MPI/GPU interaction with jsrun --smpiargs
 - "-gpu" for CUDA aware, "off" for pure GPU without MPI
- Profile MPI and NVLinks with nvprof
- Good performance will require experimentation!





SUMMIT NODE


(2) IBM POWER9 + (6) NVIDIA VOLTA V100



UNDER THE HOOD

Summit has fat nodes!

Many connections
Many devices
Many stacks



HBM & DRAM speeds are aggregate (Read+Write).
All other speeds (X-Bus, NVLink, PCle, IB) are bi-directional.