Indian Institute of Technology Kharagpur

Computer Science and Engineering

CS 31007 COMPUTER ORGANIZATION AND ARCHITECTURE Autumn 2020 (L-T-P: 3-1-0; Credit = 4)

Semester Commencement: Tuesday, 01 September 2020; Closing: Friday, 21 November 2020

Online Class Schedule:

12:00 noon -12:55 pm (Mon), 10:00 am -11:55 am (Tue), and 8:00 am -8:55 am (Thurs)Additional Slots: 3:30 pm - 5:00 pm (Saturday)

Course Page: https://moodlecse.iitkgp.ac.in/moodle/login/index.php

Moodle Student Registration Key for Course: Student03

Instructors: Rajat Subhra Chakraborty (CSE – A209)

Email: rschakraborty@cse.iitkgp.ac.in rschakraborty@gmail.com

Bhargab B. Bhattacharya (CSE – 124)

Email: bhargab@cse.iitkgp.ac.in bbbiitkgp@gmail.com

Teaching Assistants: Rijoy Mukherjee (rijoy.mukherjee@gmail.com)

Akashdeep Saha (<u>akashdeepsaha95@gmail.com</u>) Rajat Sadhukhan (<u>rajatssr835@gmail.com</u>)

Mehul Kumar Nirala (mehulkumarnirala@gmail.com)

Prerequisites: Basic logic design, combinational and sequential circuits, knowledge of high-level programming language.

Textbook (required):

1. D. A. Patterson and J. L. Hennessy, *Computer Organization and Design - the Hardware Software Interface*, 5th Edition, Elsevier, Morgan Kaufmann, 2014.

Please ensure you have the MIPS edition of the book, and not the ARM edition.

2. Older editions of the same book [2nd Ed. (1998), 3rd Ed. (2005), 4th Ed. (2012)], and newer RISC V (2018) Edition may also be referred to while discussing some topics).

Further Reading:

- 1. Smruti R. Sarangi, Computer Organisation and Architecture, McGraw Hill India, 2014.
- 2. William Stallings, Computer Organization and Architecture: Designing for Performance, Eight Edition, Prentice Hall, 2010.
- 3. John P. Hayes, Computer Architecture and Organization, 3rd Edition, Tata McGraw Hill, 2012.

Additionally, numerous video lectures and lecture slides are available online for studying the subject and practicing problem solving.

Online Platform: Microsoft Team, Zoom, Google Meet, Youtube, etc. will be used as convenient. Appropriate links and schedules will be sent to the students in advance over email.

Evaluation

• Being a fully online semester, no Mid-Sem or End-Sem Examination will be held. Instead, there will be continuous evaluation every two weeks on the basis of online exams/quizzes, 24-hour take-home tests, lecture scribing/writing term-papers on course-topics. The exams/quizzes would usually be scheduled in the regular class hours (including the Saturday slot).

Course Description:

Goals: Understanding the principles of computer architecture and organization lies at the foundation of computer system design. The aim of this course is to enable students to learn how programs written in a high-level programming language are executed on a physical machine. What is the hardware-software interface? Does the underlying "organization" of physical resources define the "architecture" of a machine, or vice-versa? Which factors need to be considered and for defining and designing the *Instruction Set Architecture* (ISA) so that the performance of the machine is optimized? We will highlight techniques for designing instruction set and pipelining mechanism with best utilization of hardware for computer arithmetic, and memory hierarchy. Special emphasis will be given on MIPS (*Microprocessor without Interlocked Pipelined Stages*), and RISC (*Reduced Instruction Set Computer*). At the end of the course, students are expected to learn how a complete processor is designed in order to support an instruction set architecture.

Content: The course will cover selected portions of the material in the text by Patterson and Hennessy (2014) listed above. Topics include: performance analysis, instruction-set architecture, computer arithmetic, CPU design, pipelining, memory systems, and multiprocessing.

- 1. **Introduction:** Evolution of computers, computer families, Hierarchical design of computer systems, hardware/software interface. Model of computation Turing Machine. Overall system organization: Basic functional blocks of a computer CPU, memory, input-output subsystems, control unit. Instruction set architecture (ISA): registers, execution cycle, addressing modes, instruction set. Throughput, response time, and performance; CPU Performance Equation, Amdahl's Law. RISC versus CISC machines.
- 2. **Instruction sets:** Introduction to MIPS, SPIM; operations, operands, and op-codes; Addressing modes; Instruction types; branches, procedures; MIPS assembly language programming. Case studies.
- 3. **Computer arithmetic:** Number systems Fixed and floating-point binary number representation; Integer addition and subtraction, Design of arithmetic logic unit (ALU): adders, comparators, multipliers; ripple-carry adder, carry look-ahead adder; carry-select adders; logarithmic adders Brent-Kung adder. Integer multiplication; Booth multiplier, floating point adder and multipliers.
- 4. **Processor design:** Data path and control unit design; Single cycle/multi-cycle implementation of a simple CPU based on MIPS Instruction Set Architecture.
- 5. **Pipelining:** Overview, Design of a simple pipeline; Pipeline stages and control; Forwarding techniques; Hazards; Branch prediction.
- 6. **Memory hierarchy:** Introduction, Cache architecture; Improving cache performance; Main memory, Memory interleaving; Virtual memory.
- 7. **Multi-Core and Multi-Processing** (if time permits): SISD, MIMD, SIMD, Vector processing; Multithreading, Shared Memory Multiprocessors; Graphics Processing Units; Clusters and Cloud; Multiprocessor Network Topologies.