

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TC

Scope & Overvie Steps

Memory Binding

Register Allocation Assignment

Target Code Optimization

TAC to Assembly

Module 07: CS31003: Compilers: Target Code Generation (TAC \rightarrow TC)

Indranil Sengupta
Partha Pratim Das

Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

isg@iitkgp.ac.in ppd@cse.iitkgp.ac.in

October 19 & 20, 2020



Module Objectives

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TC

Scope & Overv Steps

TAC Optimization
Memory Binding
Register Allocation 8
Assignment
Code Translation

Target Code Optimization

- Understand Target Code Generation Process
- Understand Optimizations of TAC
- Understand Memory Binding and Register Allocation
- Understand Translation to Target Code (Assembly)
- Understand Optimizations of Target Code



Module Outline

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TC

Scope & Overvie

TAC Optimization Memory Binding

Register Allocation &

Target Code Optimization

TAC to Assembly

1 Objectives & Outline

- 2 TAC to TC
 - Scope & Overview
 - Steps
 - TAC Optimization
 - Memory Binding
 - Register Allocation & Assignment
 - Code Translation
 - Target Code Optimization
 - 3 TAC to Assembly
 - Code Mapping



Target Code Generation Overview

Module 07

I Sengupta & P P Das

Objectives Outline

TAC to TC

Scope & Overview

Steps

Memory Binding
Register Allocation &

Code Translatio

TAC to Assembly

Target Code Generation



Target Code Generation – Scope

Module 07

I Sengupta & P P Das

Objectives & Outline

IAC LO IC

Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation

Target Code Optimization

TAC to Assembly • Target Machine: x86-32 bits

- Input
 - Symbol Tables
 - Table of Labels
 - Table of Constants
 - Quad Array of TAC
- Output
 - List of Assembly Instructions
 - External Symbol Table and Link Information
- No Error / Exception Handling



Target Code Generation Steps - Summary

Module 07

I Sengupta & P P Das

Objectives & Outline

Scope & Overvi

Steps
TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation

TAC to Assembly

- TAC Optimization
- Memory Binding
 - Generate AR from ST memory binding for local variables
 - Generate Static Allocation from ST.gbl memory binding for global variables
 - Generate Constants from Table of Constants
 - Register Allocations & Assignment
- Code Translation
 - Generate Function Prologue
 - Generate Function Epilogue
 - Map TAC to Assembly Function Body
- Target Code Optimization
- Target Code Management
 - Integration into an Assembly File
 - Link Information Generation for multi-source build

6



TC Generation Steps – TAC Optimization: Machine-independent Code Optimization

Module 07

I Sengupta & P P Das

Outline

Scope & Overvio

TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation
Target Code
Optimization

TAC to Assembly Code Mappin

- Intermediate code generation process introduces many inefficiencies
 - Extra copies of variables, using variables instead of constants, repeated evaluation of expressions, etc.
- Code optimization removes such inefficiencies and improves code
- Improvement may be time, space, or power consumption
- It changes the structure of programs, sometimes of beyond recognition
 - Inlines functions, unrolls loops, eliminates some programmer-defined variables, etc.
- Code optimization consists of a bunch of heuristics and percentage of improvement depends on programs (may be zero also)
- Optimizations may be classified as *local* and *global*



TC Generation Steps – TAC Optimization

Module 07

I Sengupta & P P Das

Objectives & Outline

Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code

- Optimize TAC
- Peep-hole Optimization
 - Elimination of Useless Temporary
 - Eliminating Unreachable Code
 - Flow of Control Optimization
 - Algebraic Simplification & Reduction of Strength
- Common Sub-expression Elimination
- Constant Folding
- Dead-code Elimination



Example: Vector Product

int a[5], b[5], c[5]:

if (a[i] < b[i])

c[i] = 0:

int i. n = 5:

else

return;

```
Module 07
```

TAC Optimization

```
// c[i] = a[i] * b[i]:
                                // int i. n = 5:
                                100: t1 = 5
                                                                    115: t8 = 4 * i
                                101: n = t1
                                                                    116: t9 = c + t8
for(i = 0; i < n; i++) {
                                // for(i = 0: i < n: i++) {
                                                                    117 \cdot \pm 10 = 4 * i
                                                                    118: t11 = a[t10]
                                102: t2 = 0
                                103: i = t2
                                                                    119: t12 = 4 * i
        c[i] = a[i] * b[i];
                                104: if i < n goto 109 // T
                                                                    120: t13 = b[t12]
                                105: goto 129 // F
                                                                    121 \cdot \pm 14 = \pm 11 * \pm 13
                                106: t3 = i
                                                                    122: *t9 = t14
                                107: i = i + 1
                                                                    123: goto 106 // next
                                                                    // c[i] = 0:
                                108: goto 104
                                // if (a[i] < b[i]) {
                                                                    124: t15 = 4 * i
                                109: t4 = 4 * i
                                                                    125: t16 = c + t15
                                110: t5 = a[t4]
                                                                    126 \cdot +17 = 0
                                111: t6 = 4 * i
                                                                    127: *t16 = t17
                                112: t7 = b[t6]
                                                                    // }
                                113: if t5 < t7 goto 115 // T
                                                                    128: goto 106 // for
                                114: goto 124 // F
                                                                    // return:
                                                                    129: return
```



Example: Vector Product: Peep-hole Optimization

Module 07

I Sengupta & P P Das

Objectives & Outline

Scope & Overview
Steps

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Ontimization

TAC to Assembly Peep-hole optimization and potential removals are marked. Recomputed quad numbers are shown:

```
// int i. n = 5:
    100: t1 = 5 XXX
100:101: n = 5 \le def-use
    // for(i = 0: i < n: i++) {
    102 \cdot t2 = 0 XXX
101:103: i = 0 \le def-use
102:104: if i < n goto 109 // true exit
103:105: goto 129 // false exit
    106: t3 = i <=== Unused XXX
104:107: i = i + 1
105:108: goto 104
   // if (a[i] < b[i]) {
106:109: t4 = 4 * i // strength reduction
107:110: t5 = a[t4]
108:111: t6 = 4 * i // strength reduction
109:112: t7 = b[t6]
110:113: if t5 >= t7 goto 124 <=== Jmp-over-Jmp
    114: goto 115 XXX
```

```
// c[i] = a[i] * b[i]:
111:115: t8 = 4 * i // strength reduction
112:116: t9 = c + t8
113:117: t10 = 4 * i // strength reduction
114:118: t11 = a[t10]
115:119: t12 = 4 * i // strength reduction
116:120: t13 = b[t12]
117 \cdot 121 \cdot \pm 14 = \pm 11 * \pm 13
118:122: *t9 = t14
119:123: goto 106 // next exit
    // c[i] = 0:
120:124: t15 = 4 * i // strength reduction
121:125: t16 = c + t15
    126 \cdot +17 = 0 XXX
122 \cdot 127 \cdot *t16 = 0 \le = def-use
    // } // End of for loop
123:128: goto 106
    // return:
124:129: return
```



Example: Vector Product: Peep-hole Optimization

Module 07

I Sengupta & P P Das

Objectives & Outline

Scope & Overview

Steps
TAC Optimization

Memory Binding Register Allocation & Assignment

Target Code Optimization

TAC to Assembly

On removal and reduction:

```
100: n = 5

101: i = 0

102: if i < n goto 106

103: goto 124

104: i = i + 1

105: goto 102

106: t4 = i << 2

107: t5 = a[t4]

108: t6 = i << 2

109: t7 = b[t6]

110: if t5 >= t7 goto 120
```

```
111: t8 = i << 2
112: t9 = c t +8
113: t10 = i << 2
114: t11 = a[t10]
115: t12 = i << 2
116: t13 = b[t12]
117: t14 = t11 * t13
118: *t9 = t14
119: goto 104
120: t15 = i << 2
121: t16 = c + t15
122: *t16 = 0
123: goto 104
124: return
```



Example: Vector Product: Common Sub-Expression (CSE)

Module 07

I Sengupta & P P Das

Objectives & Outline

Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment

Target Code Optimization

```
100: n = 5
101: i = 0
102: if i < n goto 106
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2 // CSE
107: t5 = a[t4]
108: t6 = i << 2 // CSE
109: t7 = b[t6]
110: if t5 >= t7 goto 120
100: n = 5
101: i = 0
102: if i < n goto 106
103: goto 124
104 \cdot i = i + 1
105: goto 102
106: t4 = i << 2 // CSE
107: t5 = a[t4]
108: t6 = t4 // CSE
109: t7 = b[t6]
110: if t5 >= t7 goto 120
```

```
111: t8 = i << 2 // CSE
112 \cdot t9 = c + t8
113: t10 = i << 2 // CSE
114: t11 = a[t10]
115: t12 = i << 2 // CSE
116: t13 = b[t12]
117: t14 = t11 * t13
118: *t9 = t14
119: goto 104
120: t15 = i << 2 // CSE
121: t16 = c + t15
122: *t16 = 0
123: goto 104
124: return
111: t8 = t4 // CSE
112 \cdot t9 = c + t8
113: t10 = t4 // CSE
114: t11 = a[t10]
115: t12 = t4 // CSE
116: t13 = b[t12]
117: t14 = t11 * t13
118: *t9 = t14
119: goto 104
120: t15 = t4 // CSE
121: t16 = c + t15
122: *t16 = 0
123: goto 104
124: return
```



Example: Vector Product: Copy Propagation

```
Module 07
```

I Sengupta & P P Das

Objectives & Outline

Scope & Overview

Memory Binding
Register Allocation a
Assignment

Target Code Optimization

```
100: n = 5
101 \cdot i = 0
102: if i < n goto 106
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2 // CSE
107: t5 = a[t4]
108: t6 = t4 // CSE
109: t7 = b[t6]
110: if t5 >= t7 goto 120
100: n = 5
101: i = 0
102: if i < n goto 106
103: goto 124
104 \cdot i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108 \cdot t6 = t4
109: t7 = b[t4] // Copy Propagation
110: if t5 >= t7 goto 120
```

```
111: t8 = t4 // CSE
112 \cdot +9 = c + +8
113: t10 = t4 // CSE
114: t11 = a[t10]
115: t12 = t4 // CSE
116: t13 = b[t12]
117: t14 = t11 * t13
118: *t9 = t14
119: goto 104
120: t15 = t4 // CSE
121: t16 = c + t15
122 \cdot *t16 = 0
123: goto 104
124: return
111: t8 = t4
112: t9 = c + t4 // Copy Propagation
113 \cdot +10 = +4
114: t11 = a[t4] // Copy Propagation
115 \cdot +12 = +4
116: t13 = b[t4] // Copy Propagation
117: t14 = t11 * t13
118: *t9 = t14
119: goto 104
120: t15 = t4
121: t16 = c + t4 // Copy Propagation
122 \cdot *t16 = 0
123: goto 104
124: return
```



Example: Vector Product: Deadcode Elimination & CSE

```
Module 07
```

I Sengupta & P P Das

Objectives & Outline

Scope & Overview

Memory Binding
Register Allocation &
Assignment

Code Translatio
Target Code
Optimization

TAC to Assembly

```
100: n = 5
101 \cdot i = 0
102: if i < n goto 106
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108 \cdot t6 = t4
109: t7 = b[t4] // Copy Propagation
110: if t5 >= t7 goto 120
100: n = 5
101: i = 0
102: if i < n goto 106
103: goto 124
104 \cdot i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108 .
                    // Deadcode
109: t7 = b[t4]
110: if t5 >= t7 goto 120
```

```
111: t8 = t4
112: t9 = c + t4 // Copy Propagation
113: t10 = t4
114: t11 = a[t4] // Copy Propagation
115: t12 = t4
116: t13 = b[t4] // Copy Propagation
117: t14 = t11 * t13
118: *t9 = t14
119: goto 104
120: t15 = t4
121: t16 = c + t4 // Copy Propagation
122 \cdot *t16 = 0
123: goto 104
124: return
111:
                  // Deadcode
112 \cdot t9 = c + t4
113
                  // Deadcode
114: t11 = a[t4] // CSE
115 .
                  // Deadcode
116: t13 = b[t4] // CSE
117: t14 = t11 * t13
118: *t9 = t14
119: goto 104
120:
                  // Deadcode
121: t16 = c + t4
122 \cdot *t16 = 0
123: goto 104
```

124: return



Example: Vector Product: CSE, Copy Propagation & Constant Folding

```
Module 07
```

I Sengupta & P P Das

Objectives & Outline

Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment

Code Translation
Target Code
Optimization

TAC to Assembly

```
100: n = 5
101 \cdot i = 0
102: if i < n goto 106
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108 .
109: t7 = b[t4]
110: if t5 >= t7 goto 120
100 \cdot n = 5
101 \cdot i = 0
102: if i < 5 goto 106 // Const. Fold.
103: goto 124
104 \cdot i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108:
109: t7 = b[t4]
110: if t5 >= t7 goto 120
```

```
111 .
112 \cdot +9 = c + +4
113:
114: t11 = a[t4] // CSE
115 .
116: t13 = b[t4] // CSE
117: t14 = t11 * t13
118 \cdot *t9 = t14
119: goto 104
120:
121 \cdot t16 = c + t4
122 \cdot *t16 = 0
123: goto 104
124: return
111 .
112 \cdot t9 = c + t4
113:
114: t11 = t5 // CSE
115 .
116: t13 = t7 // CSE
117: t14 = t5 * t7 // Copy Propagation
118 \cdot *t9 = t14
119: goto 104
120:
121: t16 = c + t4
122: *t16 = 0
123: goto 104
```

124: return



Example: Vector Product: Deadcode

```
Module 07

Sengupta & P P Das

Objectives & Outline

AC to TC
```

Scope & Overviev

TAC Optimization
Memory Binding
Register Allocation &
Assignment

Code Translation
Target Code
Optimization

```
100 \cdot n = 5
101 \cdot i = 0
102: if i < 5 goto 106 // Const. Fold.
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108 •
109: t7 = b[t4]
110: if t5 >= t7 goto 120
100 •
                 // Deadcode
101 \cdot i = 0
102: if i < 5 goto 106
103: goto 124
104 \cdot i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108:
109: t7 = b[t4]
110: if t5 >= t7 goto 120
```

```
111 .
112 \cdot +9 = c + +4
113:
114: t11 = t5 // CSE
115 .
116: t13 = t7 // CSE
117: t14 = t5 * t7 // Copy Propagation
118: *t9 = t14
119: goto 104
120:
121 \cdot t16 = c + t4
122 \cdot *t16 = 0
123: goto 104
124: return
111 .
112 \cdot +9 = c + +4
113:
114 •
                     // Deadcode
115 .
                     // Deadcode
116:
117: t14 = t5 * t7
118 \cdot *t9 = t14
119: goto 104
120:
121 \cdot t16 = c + t4
122: *t16 = 0
123: goto 104
124: return
```



Example: Vector Product: Deadcode & Advanced Optimizations

```
Module 07
TAC Optimization
```

```
// Deadcode
100:
                                            113:
101: i = 0
                                            114 .
                                                                // Deadcode
102: if i < 5 goto 106
                                            115 -
103: goto 124
                                           116:
                                                                // Deadcode
104: i = i + 1
                                            117: t14 = t5 * t7
105: goto 102
                                            118 \cdot *t.9 = t.14
106: t4 = i << 2
                                            119: goto 104
107: t5 = a[t4]
                                            120:
108 .
                                            121 \cdot t16 = c + t4
109: t7 = b[t4]
                                            122 \cdot * + 16 = 0
110: if t5 >= t7 goto 120
                                            123: goto 104
111 -
                                            124: return
112 \cdot t9 = c + t4
                                                                    // t.4 = 0
100:101: i = 0
                                            100:101: i = 0
101:102: if i < 5 goto 105:106
                                            101:102: if i < 5 goto 105:106 // t4 < 20
102:103: goto 116:124
                                            102:103: goto 116:124
103 \cdot 104 \cdot i = i + 1
                                            103 \cdot 104 \cdot i = i + 1
                                                                    // Where is it used?
104:105: goto 101:102
                                            104:105: goto 101:102
105 \cdot 106 \cdot t4 = i << 2
                                            105 \cdot 106 \cdot t4 = i << 2
                                                                     // t4 = t4 + 4. t4 == 4 * i
106:107: t5 = a[t4]
                                            106:107: t5 = a[t4]
107:109: t7 = b[t4]
                                            107:109: t7 = b[t4]
108:110: if t5 >= t7 goto 113:120
                                            108:110: if t5 >= t7 goto 113:120
109:112: t9 = c + t4
                                            109:112: t9 = c + t4 // CSE ?
110:117: t14 = t5 * t7
                                            110:117: t14 = t5 * t7
111:118: *t9 = t14
                                            111:118: *t9 = t14
112:119: goto 103:104
                                            112:119: goto 103:104
113:121: t16 = c + t4
                                            113:121: t16 = c + t4 // CSE ?
114:122: *t16 = 0
                                            114:122: *t16 = 0
115:123: goto 103:104
                                            115:123: goto 103:104
116:124: return
                                            116:124: return
```



Example: Vector Product: Advanced Optimizations

Module 07

I Sengupta & P P Das

Objectives & Outline

Scope & Overview

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code

TAC to Assembly

```
// t.4 = 0
100:101: i = 0
                                          100:101: i = 0
101:102: if i < 5 goto 105:106
                                          101:102: if i < 5 goto 105:106 // t4 < 20
102:103: goto 116:124
                                          102:103: goto 116:124
103:104: i = i + 1
                                          103:104: i = i + 1
                                                                  // Where is it used?
104:105: goto 101:102
                                          104:105: goto 101:102
                                                                  // t4 = t4 + 4. t4 == 4 * i
105:106: t4 = i << 2
                                          105:106: t4 = i << 2
106:107: t5 = a[t4]
                                          106:107: t5 = a[t4]
107:109: t7 = b[t4]
                                          107:109: t7 = b[t4]
108:110: if t5 >= t7 goto 113:120
                                          108:110: if t5 >= t7 goto 113:120
109:112: t9 = c + t4
                                          109:112: t9 = c + t4 // CSE ?
110:117: t14 = t5 * t7
                                          110:117: t14 = t5 * t7
111 \cdot 118 \cdot * + 9 = + 14
                                          111 \cdot 118 \cdot * + 9 = + 14
112:119: goto 103:104
                                          112:119: goto 103:104
113:121: t16 = c + t4
                                          113:121: t16 = c + t4 // CSE?
114:122: *t16 = 0
                                          114:122: *t16 = 0
115:123: goto 103:104
                                          115:123: goto 103:104
116:124: return
                                          116:124: return
```

The above marked optimizations need:

- Computation of Loop Invariant. Note that i and t4 change in sync always (on all paths) with t4 = 4 * i and i is used only to compute t4 in every iteration. So we can change the loop control from i to t4 directly and eliminate i
- Code for c[i] is common on both true and false paths of the condition check as c + t4. It can be moved before the condition check and one of them can be eliminated. However, it may not offer any specific computational advantage in this case.



TC Generation Steps – Memory Binding

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TC Scope & Overviev

TAC Optimization

Memory Binding

Register Allocation

Assignment
Code Translation
Target Code

TAC to Assembly Code Mappir Generate AR from ST – memory binding for local variables

```
int Sum(int a[], int n) {
                                 Sum:
                                          s = 0
    int i, s = 0;
                                          i = 0
    for(i = 0; i < n; ++i) {
                                 1.0:
                                          if i < n goto L2
        int t;
                                          goto L3
        t = a[i]:
                                          i = i + 1
                                 T.1:
        s += t:
                                          goto LO
                                 L2:
                                          t1 = i * 4
                                          t 1 = a[t1]
    return s:
                                          s = s + t_1
                                          goto L1
                                 T.3:
                                          return s
```

Symbol Table				-	Activation Record					
a	int[]	param	4	0	•	t1	int	temp	4	-16
n	int	param	4	4		$t_{-}1$	int	local	4	-12
i	int	local	4	8		s	int	local	4	-8
s	int	local	4	12		i	int	local	4	-4
t_1	int	local	4	16		a –	int[]	param	4	
t1	int	temp	4	20		n	int	param	4	+12



TC Generation Steps – Memory Binding

Module 07

I Sengupta & P P Das

Objectives & Outline

Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code

TAC to Assembly Code Mappin

- Generate Static Allocation from ST.gbl memory binding for global variables
 - Use DATA SEGMENT
- Generate Constants from Table of Constants
 - Use CONST SEGMENT
- Create memory binding for variables register allocations
 - After a load / store the variable on the activation record and the register have identical values
 - Register allocations are often used to pass int or pointer parameters
 - Register allocations are often used to return int or pointer values

20



TC Generation Steps – Register Allocation & Assignment

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TC

Scope & Overvio

Memory Binding
Register Allocation &
Assignment

Code Translation
Target Code
Optimization

TAC to Assembly

```
    DEF-USE / Liveness Analysis / Interval Graph

    000:
                                   // a, n
    001:
                                   // a, n, s
    002:
              i = 0
                                   // a, n, s, i
    003: LO: if i < n goto L2
                                   // a, n, s, i
    004:
              goto L3
                                   // a, n, s, i
    005: I.1: i = i + 1
                                   // a, n, s, i
    006:
                                   // a, n, s, i
              goto LO
    007: L2: t1 = i * 4
                                   // a, n, s, i, t1
    008:
             t 1 = a[t1]
                                   // a, n, s, i, t1, t_1
    009:
              s = s + t 1
                                   // a, n, s, i, t<sub>1</sub>
    010:
              goto L1
                                   // a. n. s. i
    011: L3: return s
                                   // s
          s
          t1
```

00 01 02 03 04 05 06 07 08 09 10 11

21

t 1



TC Generation Steps – Register Allocation & Assignment

Module 07

I Sengupta P P Das

Objectives Outline

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation

TAC to Assembly Using a linear scan algorithm one can allocate and assign registers:

- 1 Perform DFA to gather liveness information. Keep track of all variables' live intervals, the interval when a variable is live, in a list sorted in order of increasing start point (this ordering is free if the list is built when computing liveness). We consider variables and their intervals to be interchangeable in this algorithm.
- 2 Iterate through liveness start points and allocate a register from the available register pool to each live variable.



TC Generation Steps – Register Allocation & Assignment

Module 07

I Sengupta 8 P P Das

Objectives & Outline

Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation

- 3 At each step maintain a list of active intervals sorted by the end point of the live intervals. (Note that insertion sort into a balanced binary tree can be used to maintain this list at linear cost). Remove any expired intervals from the active list and free the expired interval's register to the available register pool.
- 4 In the case where the active list is size R we cannot allocate a register. In this case add the current interval to the active pool without allocating a register. Spill the interval from the active list with the furthest end point. Assign the register from the spilled interval to the current interval or, if the current interval is the one spilled, do not change register assignments.



TC Generation Steps – Code Translation

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to T

Scope & Overvi Steps TAC Optimizati

Register Allocation Assignment Code Translation

Target Code Optimization

TAC to Assembly Code Mappin

- Generate Function Prologue few lines of code at the beginning of a function, which prepare the stack and registers for use within the function
 - Pushes the old base pointer onto the stack, such that it can be restored later.
 push ebp
 - Assigns the value of stack pointer (which is pointed to the saved base pointer and the top of the old stack frame) into base pointer such that a new stack frame will be created on top of the old stack frame.
 - mov ebp, esp
 - Moves the stack pointer further by decreasing its value to make room for variables (i.e. the function's local variables).
 sub esp, 12
 - Save the registers on the stack by push push esi



TC Generation Steps – Code Translation

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TO

TAC Optimization
Memory Binding
Register Allocation &
Assignment

Code Translation
Target Code
Optimization

TAC to Assembly Code Mappin Generate Function Epilogue – appears at the end of the function, and restores the stack and registers to the state they were in before the function was called

- Restore the registers from the stack by pop pop esi
- Replaces the stack pointer with the current base (or frame) pointer, so the stack pointer is restored to its value before the prologue
 mov esp, ebp
- Pops the base pointer off the stack, so it is restored to its value before the prologue
 pop ebp
- Returns to the calling function, by popping the previous frame's program counter off the stack and jumping to it ret 0



TC Generation Steps – Code Translation

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TO

Scope & Overviev

Steps

Memory Binding

Assignment

Code Translation

Target Code

TAC to Assembly Map TAC to Assembly

- Choose optimized assembly instructions
- Algebraic Simplification & Reduction of Strength
- Use of Machine Idioms



TC Generation Steps – Target Code Optimization

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TO

Scope & Overview

TAC Optimization

Register Allocation Assignment

Target Code Optimization

- Optimize Target Code
 - Eliminating Redundant Load-Store
 - Eliminating Unreachable Code
 - Flow of Control Optimization



TC Generation Steps – Target Code Management

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TO

Scope & Overvie

Memory Binding

Register Allocation Assignment

Target Code Optimization

- Integration into an Assembly File
- Link Information Generation for multi-source build



TAC to Target Assembly Mapping

Module 07

I Sengupta & P P Das

Objectives Outline

TAC to TC

Scope & Overvi

TAC Optimizati

Memory Binding
Register Allocation
Assignment

Code Translation

TAC to

Code Mapping

Code Mapping



Code Mapping – Unary, Binary & Copy Assignment

Module 07

I Sengupta (P P Das

Objectives a Outline

TAC to TC

Scope & Overvie

Steps

TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation
Target Code
Optimization

TAC to Assembly Code Mapping

int a, b, c;

TAC	×86	Remarks
a = 5	mov DWORD PTR _a\$[ebp], 5	mov r/m32,imm32: Move imm32 to r/m32.
a = b	mov eax, DWORD PTR _b\$[ebp]	mov r32,r/m32: Move r/m32 to r32.
	mov DWORD PTR _a\$[ebp], eax	mov r/m32,r32: Move r32 to r/m32.
a = -b	mov eax, DWORD PTR _b\$[ebp]	neg r/m32: Two's complement negate r/m32.
	neg eax	
	mov DWORD PTR _a\$[ebp], eax	
a = b + c	mov eax, DWORD PTR _b\$[ebp]	add r32, r/m32: Add r/m32 to r32
	add eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b - c	mov eax, DWORD PTR _b\$[ebp]	sub r32,r/m32: Subtract r/m32 from r32.
	sub eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b * c	mov eax, DWORD PTR _b\$[ebp]	imul r/m32: EDX:EAX = EAX * r/m doubleword.
	imul eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b / c	mov eax, DWORD PTR _b\$[ebp]	cdq: EDX:EAX = sign-extend of EAX. Convert Dou-
	cdq	bleword to Quadword
	idiv DWORD PTR _c\$[ebp]	idiv r/m32: Signed divide EDX:EAX by r/m32, with
	mov DWORD PTR _a\$[ebp], eax	result stored in $EAX = Quotient$, $EDX = Remainder$.
a = b % c	mov eax, DWORD PTR _b\$[ebp]	
	cdq	
	idiv DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], edx	



Code Mapping – Unconditional & Conditional Jump

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TC

Scope & Overvier
Steps

Memory Binding
Register Allocation
Assignment
Code Translation
Target Code
Optimization

TAC to Assembly Code Mapping

TAC	×86	Remarks
goto L1	jmp SHORT \$L1\$1017	jmp rel8: Jump short, relative, displace-
		ment relative to next instruction.
		Mapped target address for L1 is \$L1\$1017.
if a < b goto L1	mov eax, DWORD PTR _a\$[ebp]	cmp r32,r/m32: Compare r/m32 with r32.
	cmp eax, DWORD PTR _b\$[ebp]	Compares the first operand with the sec-
	jge SHORT \$LN1@main	ond operand and sets the status flags in the
	jmp SHORT \$L1\$1018	EFLAGS register according to the results.
	\$LN1@main:	jge rel8: Jump short if greater or equal
		(SF=OF).
		Input label L1 transcoded to \$L1\$1018 and
		new temporary label \$LN1@main used.
if a == b goto L1	mov	jne rel8: Jump short if not equal (ZF=0).
	eax, DWORD PTR _a\$[ebp]	
	cmp	
	eax, DWORD PTR _b\$[ebp]	
	jne SHORT \$LN1@main	
	jmp SHORT \$L1\$1018	
	\$LN1@main:	1 10 1 175 1
if a goto L1	cmp DWORD PTR _a\$[ebp], 0	je rel8: Jump short if equal (ZF=1).
	je SHORT \$LN1@main	
	jmp SHORT \$L1\$1018	
· CD 2	\$LN1@main:	
ifFalse a goto L1	cmp DWORD PTR _a\$[ebp], 0	
	jne SHORT \$LN1@main	
	jmp SHORT \$L1\$1018	
	\$LN1@main:	



Code Mapping – Function Call & Return

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TC

Scope & Overvie Steps

Memory Binding
Register Allocation a
Assignment
Code Translation
Target Code

TAC to Assembly Code Mapping int f(int x, int y, int z) { int m = 5; return m; }
...

int a, b, c, d; d = f(a, b, c);

TAC	×86	Remarks
param a	mov	push r32: Push r32. Decrements the stack
param b	eax, DWORD PTR _c\$[ebp]	pointer and then stores the source operand
param c	push eax	on the top of the stack.
d = call f, 3	mov	call rel32: Call near, relative, displacement
	eax, DWORD PTR _b\$[ebp]	relative to next instruction. Saves proce-
	push eax	dure linking information on the stack and
	mov	branches to the procedure (called proce-
	eax, DWORD PTR _a\$[ebp]	dure) specified with the destination (target)
	push eax	operand.
	call _f	
	add esp, 12; 0000000cH	Adjust the stack pointer back (for parame-
		ters)
	mov	Return value passed through eax
	DWORD PTR _c\$[ebp], eax	
In f()	push ebp	Save base pointer & set new base pointer
	mov ebp, esp	
return m	mov	pop r/m32: Pop top of stack into m32; in-
	eax, DWORD PTR _m\$[ebp]	crement stack pointer.
	mov esp, ebp	ret imm16: Near return to calling proce-
	pop ebp	dure and pop imm16 bytes from stack
	ret 0	



Code Mapping – Indexed Copy, Address & Pointer Assignment

Module 07

I Sengupta & P P Das

Objectives & Outline

TAC to TC
Scope & Overvier

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Optimization

TAC to Assembly Code Mapping int a, x[10], i = 0, b, p = 0;

TAC	×86	Remarks
a = x[i]	mov edx, DWORD PTR _i\$[ebp] mov eax, DWORD PTR _x\$[ebp+edx*4]	
	mov DWORD PTR _a\$[ebp], eax	
x[i] = b	mov edx, DWORD PTR _i\$[ebp] mov eax, DWORD PTR _b\$[ebp] mov DWORD PTR _x\$[ebp+edx*4], eax	
p = &a	lea eax, DWORD PTR _a\$[ebp] mov DWORD PTR _p\$[ebp], eax	lea r32,m: Store effective address for m in register r32. Computes the effective address of the second operand (the source operand) and stores it in the first operand (destination operand). The source operand is a memory address (offset part) specified with one of the processors addressing modes; the destination operand is a general-purpose register.
a = *p	mov eax, DWORD PTR _p\$[ebp] mov ecx, DWORD PTR [eax] mov DWORD PTR _a\$[ebp], ecx	
*p = b	mov eax, DWORD PTR _p\$[ebp] mov ecx, DWORD PTR _b\$[ebp] mov DWORD PTR [eax], ecx	



Code Mapping - Unary, Binary & Copy Assignment: double

Module 07

Code Mapping

double a = 1, b = 7, c = 2: CONST SEGMENT

_real@40140000 DQ 040140000r : 5

__real@40000000 DQ 040000000r; 2

__real@401c0000 DQ 0401c0000r : 7

__real@3ff00000 DQ 03ff00000r ; 1

TAC	×86	Remarks
a = 5	fld QWORD PTRreal@40140000	fld m32fp: Push m32fp onto the FPU register stack.
	fstp QWORD PTR _a\$[ebp]	fstp m32fp: Copy ST(0) to m32fp and pop register stack.
a = b	fld QWORD PTR _b\$[ebp]	
	fstp QWORD PTR _a\$[ebp]	
a = -b	fld QWORD PTR _b\$[ebp]	fchs: Change Sign. Complements the sign bit of
	fchs	ST(0). This operation changes a positive value into a
	fstp QWORD PTR _a\$[ebp]	negative value of equal magnitude or vice versa.
a = b + c	fld QWORD PTR _b\$[ebp]	fadd m32fp: Add m32fp to ST(0) and store result in
	fadd QWORD PTR _c\$[ebp]	ST(0).
	fstp QWORD PTR _a\$[ebp]	
a = b - c	fld QWORD PTR _b\$[ebp]	fsub m32fp: Subtract m32fp from ST(0) and store
	fsub QWORD PTR _c\$[ebp]	result in ST(0).
	fstp QWORD PTR _a\$[ebp]	
a = b * c	fld QWORD PTR _b\$[ebp]	fmul m32fp: Multiply ST(0) by m32fp and store result
	fmul QWORD PTR _c\$[ebp]	in ST(0).
	fstp QWORD PTR _a\$[ebp]	
a = b / c	fld QWORD PTR _b\$[ebp]	fdiv m32fp: Divide ST(0) by m32fp and store result
	fdiv QWORD PTR _c\$[ebp]	in ST(0).
	fstp QWORD PTR _a\$[ebp]	