

Homework 04

Ren-Der Chen (陳仁德)
Department of Computer Science and
Information Engineering
National Changhua University of Education
E-mail: rdchen@cc.ncue.edu.tw
Fall, 2019

Sequence Detector

- n A sequence detector accepts a string of bits (either 0 or 1) as input.
- n Its output goes to 1 whenever a target sequence is detected.
- n There are two types of detection: overlapping and nonoverlapping.
- n For a detector that allows overlapping, the final bits of one sequence can be the start of another sequence.
- n Overlapping type will be adopted here.

Example

n Target sequence: 1011


n Input sequence: 1 1 0 1 1 0 1 1 0

n Detection output: 0 0 0 0 1 0 0 1 0

3


Design 1: Mealy Machine

Mealy machine



Mealy Machine State Diagram

n Target sequence: 1011



Verilog Code (1/4)

```
module sd mealy(clk, rst, seq in, det out, state out);
    input clk, rst, seq in;
    output reg det out;
    output [1:0] state out;
    parameter
        s0=2'b00, // no valid seq
        s1=2'b01, // valid seq: 1
                                                0/0
                                                           1/0
        s2=2'b10, // valid seq: 10
        s3=2'b11;
                     // valid seq: 101
                                                     1/0
                                          rst
                                                           s1
        Four states
                                                    1/1
                                                            0/0
                                          0/0
                                                      1/0
                                                     0/0
```

5

Verilog Code (2/4)

```
reg [1:0] CS, NS;
                                                              1/0
// CS: current state
// NS: next state
                                                                     0/0
assign state out = CS;
                                                    0/0
// sequential part of the Mealy FSM
always @(posedge clk, posedge rst) begin
     #2
    if (rst==1)
                                    Mealy machine
         CS = s0;
                                                            det_out
    else
         CS = NS;
                               Inputs
                                                            Outputs
                                     Next State and Output
end
                           seq_in
                                       Combinational
                                                         State
                                          Logic
                                                NS
                                                        Register
                                                   clock
```

Verilog Code (3/4)


```
0/0
// combinational part of the Mealy FSM
// determine the next state
                                                                 1/0
always @(CS, seq in) begin
     #2
                                                                1/1
                                                                        0/0
     case (CS)
                                                       0/0
         s0: NS = (seq in == 1) ? s1 : s0;
          s1: NS = (seq in == 1) ? s1 : s2;
         s2: NS = (seq in == 1) ? s3 : s0;
          s3: NS = (seq in == 1) ? s1 : s2;
         default: NS = s0;
     endcase
                                       Mealy machine
                                                              det_out
end
                                                               Outputs
                                  Inputs
                                        Next State and Output
                              seq_in
                                          Combinational
                                                            State
                                             Logic
                                                   NS
                                                           Register
                                                      clock
```

7

Verilog Code (4/4)


```
0/0
    // combinational part of the Mealy FSM
    // determine the detection output
    always @(CS, seq_in) begin
         #2
                                                                      0/0
         case (CS)
                                                          det_out=1
                                                      0/0
              s0: det out = 0;
              s1: det out = 0;
              s2: det out = 0;
              s3: det out = (seq in==1) ? 1 : 0;
              default: det out = 0;
         endcase
    end
                                                             det_out
endmodule
                                                             Outputs
                                      Next State and Output
                             seq_in
                                         Combinational
                                                          State
                                            Logic
                                                  NS
                                                         Register
                                                    clock
                                                                       9
```

Simulation Result




Design 2: Moore Machine

Moore machine



Moore Machine State Diagram

n Target sequence: 1011



11

Verilog Code (1/4)

Verilog Code (2/4)

```
reg [2:0] CS, NS;
// CS: current state
// NS: next state
                                                                0
assign state out = CS;
// sequential part of the Moore FSM
always @(posedge clk, posedge rst) begin
     #2
     if (rst==1)
          CS = s0;
     else
          CS = NS;
                                   Moore machine
end
                                                                  det_out
                              Inputs
                                     Next State
                                                            Output
                                                                    Outputs
                                                State
                                    Combinational
                                                          Combinational
                       seq_in
                                               Register
                                      Logic
                                                             Logic
                                                                          14
```

Verilog Code (3/4)

Moore machine

det_out

NS

Next State
Combinational
Logic

NS

Output
Combinational
Logic

Logic

15

Verilog Code (4/4)

```
// combinational part of the Moore FSM
    // determine the detection output
    always @(CS) begin
                                                       0
        #2
                                                           s2
        case (CS)
            s0: det out = 0;
            s1: det out = 0;
            s2: det out = 0;
                                        det_out=1
            s3: det out = 0;
            s4: det out = 1;
            default: det out = 0;
        endcase
    end
endmodule
```

Moore machine

det_out

NS


Next State
Combinational
Logic

NS

Output
Combinational
Logic

Output
Combinational
Logic

Simulation Result



作業描述

- n 請利用Mealy及Moore兩種FSM,設計兩個sequence detector電路
- n Target sequence: 10111
- n Input sequence: 1110111101110111000
- n Detection output: 000000100010001000

作業繳交

- n 繳交之作業檔案請以"您的學號_04"(ex. **S0754000_04**)命名,包含
 - I Verilog原始檔 (請全部壓縮成─個**S0754000_04**.zip)
 - Ⅰ 作業報告檔 (請參考範本 **S0754000_04**.ppt)
- n 繳交方式:彰化師大雲端學院,課程作業區,以附檔作答
- n 繳交期限: 2019/12/25 (三) 12:00
- n 有關課程及作業相關問題,可於FB社團 (2019_硬體描述 語言) 提出討論