#### **CSCI 564 Advanced Computer Architecture**

Lecture 04: Introduction to MIPS

Dr. Bo Wu March 3, 2021


Colorado School of Mines

# The Idea of the CPU

- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program




- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program



- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program




- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program



- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program




- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program



- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program



- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program



- The program is data
  - It is a series of bits
  - It lives in memory
  - A series of discrete "instructions"
- The program counter (PC) control execution
  - It points to the current instruction
  - Advances through the program



### The Instruction Set Architecture (ISA)

- The ISA is the set of instructions a computer can execute
- All programs are combinations of these instructions

### The Instruction Set Architecture (ISA)

- The ISA is the set of instructions a computer can execute
- All programs are combinations of these instructions
- It is an abstraction that programmers (and compilers) use to express computations
  - The ISA defines a set of operations, their semantics, and rules for their use.
  - The software agrees to follow these rules.

### The Instruction Set Architecture (ISA)

- The ISA is the set of instructions a computer can execute
- All programs are combinations of these instructions
- It is an abstraction that programmers (and compilers) use to express computations
  - The ISA defines a set of operations, their semantics, and rules for their use.
  - The software agrees to follow these rules.
- The hardware can implement those rules IN ANY WAY IT CHOOSES!
  - Directly in hardware
  - Via a software layer (i.e., a virtual machine)
  - Via a trained monkey with a pen and paper
  - Via a software simulator (like SPIM)

The MIPS ISA

### Two ISAs

#### MIPS

- Simple, elegant, easy to implement
- Designed with the benefit many years ISA design experience
- Designed for modern programmers, tools, and applications

### Two ISAs

#### MIPS

- Simple, elegant, easy to implement
- Designed with the benefit many years ISA design experience
- Designed for modern programmers, tools, and applications

#### x86

- Ugly, messy, inelegant, crufty, arcane, very difficult to implement.
- Designed for 1970s technology
- Nearly the last in long series of unfortunate ISA designs.
- The dominant ISA in modern computer systems.

### **MIPS Basics**

#### Instructions

- 4 bytes (32 bits)
- 4-byte aligned (i.e., they start at addresses that are a multiple of 4 --0x0000, 0x0004, etc.)
- Instructions operate on memory and registers

### **MIPS Basics**

#### Instructions

- 4 bytes (32 bits)
- 4-byte aligned (i.e., they start at addresses that are a multiple of 4 --0x0000, 0x0004, etc.)
- Instructions operate on memory and registers

#### Memory Data types (also aligned)

- Bytes -- 8 bits
- Half words -- 16 bits
- Words -- 32 bits
- Memory is denote "M" (e.g., M[0x10] is the byte at address 0x10)

### **MIPS Basics**

#### Instructions

- 4 bytes (32 bits)
- 4-byte aligned (i.e., they start at addresses that are a multiple of 4 --0x0000, 0x0004, etc.)
- Instructions operate on memory and registers

#### Memory Data types (also aligned)

- Bytes -- 8 bits
- Half words -- 16 bits
- Words -- 32 bits
- Memory is denote "M" (e.g., M[0x10] is the byte at address 0x10)

#### Registers

- 32 4-byte registers in the "register file"
- Denoted "R" (e.g., R[2] is register 2)

# Bytes and Words

Byte addresses

Data

0xAA

Address

0x0000

Address	Data	
0x0000	0xAA15	
0x0002	0x13FF	
0x0004		
0x0006		

0xFFFC

Half Word Addrs

W	ord/	Ad	dres	ses

Address	Data
0x0000	0xAA1513FF
0x0004	
8000x0	
0x000C	
0xFFFC	-


- - In modern ISAs (including MIPS) memory is "byte addressable"
  - In MIPS, half words and words are aligned.

# The MIPS Register File

- All registers are the same
  - Where a register is needed any register will work
- By convention, we use them for particular tasks
  - Argument passing
  - Temporaries, etc.
  - These rules ("the register discipline") are part of the ISA
- \$zero is the "zero register"
  - It is always zero.
  - · Writes to it have no effect.

Name	number	use	Callee saved
\$zero	0	zero	n/a
\$at	1	Assemble Temp	no
\$v0 - \$v1	2 - 3	return value	no
\$a0 - \$a3	4 - 7	arguments	no
\$t0 - \$t7	8 - 15	temporaries	no
\$s0 - \$s7	16 - 23	saved temporaries	yes
\$t8 - \$t9	24 - 25	temporaries	no
\$k0 - \$k1	26 - 27	Res. for OS	yes
\$gp	28	global ptr	yes
\$sp	29	stack ptr	yes
\$fp	30	frame ptr	yes
\$ra	31	return address	yes


### MIPS R-Type Arithmetic Instructions



- R-Type instructions encode operations of the form "a = b OP c" where 'OP' is +, -, <<, &, etc.
  - More formally, R[rd] = R[rs] OP R[rt]
- Bit fields
  - "opcode" encodes the operation type.
  - "funct" specifies the particular operation.
  - "rs" are "rt" source registers; "rd" is the destination register
    - 5 bits can specify one of 32 registers.
- "shamt" is the "shift amount" for shift operations
  - Since registers are 32 bits, 5 bits are sufficient

- add \$t0, \$t1, \$t2
  - R[8] = R[9] + R[10]
  - opcode = 0, funct = 0x20
- nor \$a0, \$s0, \$t4
  - $R[4] = \sim (R[16] | R[12])$
  - opcode = 0, funct = 0x27
- sll \$t0, \$t1, 4
  - R[4] = R[16] << 4
  - opcode = 0, funct = 0x0, shamt = 4


### MIPS R-Type Control Instructions



- R-Type encodes "register-indirect" jumps
- Jump register
  - jr rs: PC = R[rs]
- Jump and link register
  - jalr rs, rd: R[rd] = PC + 8; PC = R[rs]
  - rd default to \$ra (i.e., the assembler will fill it in if you leave it out)

- jr \$t2
  - PC = r[10]
  - opcode = 0, funct = 0x8
- jalr \$t0
  - PC = R[8]
  - R[31] = PC + 8
  - opcode = 0, funct = 0x9


### MIPS I-Type Arithmetic Instructions



- I-Type arithmetic instructions encode operations of the form "a = b OP #"
- 'OP' is +, -, <<, &, etc and # is an integer constant
  - More formally, e.g.: R[rd] = R[rs] + 42
- Components
  - "opcode" encodes the operation type.
  - "rs" is the source register
  - "rd" is the destination register
- "immediate" is a 16 bit constant used as an argument for the operation

- addi \$t0, \$t1, -42
  - R[8] = R[9] + -42
  - opcode = 0x8
- ori \$t0, \$zero, 42
  - R[4] = R[0] | 42
  - opcode = 0xd
  - Loads a constant into \$t0


# MIPS I-Type Branch Instructions



- I-Type also encode branches
  - if (R[rd] OP R[rs])
    PC = PC + 4 + 4 \* Immediate
    else
    PC = PC + 4
- Components
  - "rs" and "rt" are the two registers to be compared
  - "rt" is sometimes used to specify branch type.
- "immediate" is a 16 bit branch offset
  - It is the signed offset to the target of the branch
  - Limits branch distance to 32K instructions
  - Usually specified as a label, and the assembler fills it in for you.

- beq \$t0, \$t1, -42
  - if R[8] == R[9]PC = PC + 4 + 4\*-42
  - opcode = 0x4
- bgez \$t0, -42
  - if R[8] >= 0PC = PC + 4 + 4\*-42
  - opcode = 0x1
  - rt = 1

# MIPS I-Type Memory Instructions



- I-Type also encode memory access
  - Store: M[R[rs] + Immediate] = R[rt]
  - Load: R[rt] = M[R[rs] + Immediate]
- MIPS has load/stores for byte, half word, and word
- Sub-word loads can also be signed or unsigned
  - Signed loads sign-extend the value to fill a 32 bit register.
  - Unsigned zero-extend the value.
- "immediate" is a 16 bit offset
  - Useful for accessing structure components
  - · It is signed.

- lw \$t0, 4(\$t1)
  - R[8] = M[R[9] + 4]
  - opcode = 0x23
- sb \$t0, -17(\$t1)
  - M[R[12] + -17] = R[4]
  - opcode = 0x28


### MIPS J-Type Instructions



- J-Type encodes the jump instructions
- Plain Jump
  - JumpAddress = {PC+4[31:28],Address,2'b0}
  - Address replaces most of the PC
  - PC = JumpAddress
- Jump and Link
  - R[\$ra] = PC + 8; PC = JumpAddress;
- J-Type also encodes misc instructions
  - · syscall, interrupt return, and break


From C to MIPS


# Compiling: C to bits





### C Code

# Count the number of 1's in the binary representation of i









Control flow graph

Assembly

### In the Assembler

```
popcount:
   ori $v0, $zero, 0
   ori $t1, $zero, 0
                                   001101000000001000000000000000000
top:
                                   001101000000100100000000000000000
   slti $t2, $t1, 32
                                   001010010010101000000000000100000
       $t2, $zero, end
                                   00010001010000000000000000001001
   nop
                                   addi $t3, $zero, 1
                                   001000000001011000000000000001
   sllv $t3, $t3, $t1
                                   00000001001010110101100000000100
   and $t3, $a0, $t3
                                   00000000100010110101100000100100
   beg $t3, $zero, notone
                                   00010001011000000000000000000010
   nop
                                   addi $v0, $v0, 1
                                   0010000010000100000000000000001
notone:
                                   00010000000000011111111111110110
   beg $zero, $zero, top
                                   001000010010100100000000000000001
   addi $t1, $t1, 1
                                   end:
                                   ir $ra
   nop
```

**Assembly** 

Executable Binary

Take a look: http://llvm.org/

```
popcount:
    ori $v0, $zero, 0
    ori $t1, $zero, 0
top:
    slti $t2, $t1, 32
    beg $t2, $zero, end
    nop
    addi $t3, $zero, 1
    sllv $t3, $t3, $t1
    and $t3, $a0, $t3
    beg $t3, $zero, notone
    nop
    addi $v0, $v0, 1
notone:
    beg $zero, $zero, top
    addi $t1, $t1, 1
end:
    ir $ra
    nop
```

#### **Assembly**

 You are writing a compiler, so you don't have a choice

- You are writing a compiler, so you don't have a choice
- You want to understand what the machine is doing

- You are writing a compiler, so you don't have a choice
- You want to understand what the machine is doing
- Assembly code is probably faster

- You are writing a compiler, so you don't have a choice
- You want to understand what the machine is doing
- Assembly code is probably faster
- You want to show other people you are cool