



# Microprocessor & Computer Architecture ( $\mu$ pCA)

UE19CS252

---

**Dr. D. C. Kiran**

Department of  
Computer Science and Engineering

# Microprocessor & Computer Architecture ( $\mu$ pCA)

---

## Unit 5: Advanced Architecture

**Dr. D. C. Kiran**

Department of Computer Science and Engineering

# Microprocessor & Computer Architecture (μpCA)

## Syllabus

---

~~Unit 1: Basic Processor Architecture and Design~~

~~Unit 2: Pipelined Processor and Design~~

~~Unit 3: Memory~~

~~Unit 4: Input/Output Device Design~~

**Unit 5: Advanced Architecture**

~~Need for High Performance Computing~~

~~Classification of Parallel Architectures~~

~~Shared Memory Vs Distributed Memory Programming Paradigm.~~

~~Bird Eye View of Parallel Architectures~~

~~Parallel Processing~~

~~Amdahl's Law & Gustafson's Law~~


**Multicore Processor**



# Microprocessor & Computer Architecture (μpCA)


## Heterogeneous : Multiple Core Architecture

Non-identical processor cores, support different Instruction Set Architecture (ISA).



*An Intel® Core™ M Processor SoC*

### Reference





### Why?

- Most Efficient Processors are Heterogeneous.
- Power Efficient (Green Computing)

# Microprocessor & Computer Architecture (μpCA)

## Heterogeneous ARM Processor



[Reference](#)

# Microprocessor & Computer Architecture (μpCA)

## Super Computers are Heterogeneous!

<https://www.top500.org/lists/top500/2020/11/>

Rank	System	Cores	Rmax (TFlop/s)	Rpeak (TFlop/s)	Power (kW)
1	<b>Supercomputer Fugaku</b> - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442,010.0	537,212.0	29,899
2	<b>Summit</b> - IBM Power System AC922, IBM POWER9 22C 3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM DOE/SC/Oak Ridge National Laboratory United States	2,414,592	148,600.0	200,794.9	10,096
3	<b>Sierra</b> - IBM Power System AC922, IBM POWER9 22C 3.1GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM / NVIDIA / Mellanox DOE/NNSA/LLNL United States	1,572,480	94,640.0	125,712.0	7,438
4	<b>Sunway TaihuLight</b> - Sunway MPP, Sunway SW26010 260C 1.45GHz, Sunway, NRCPC National Supercomputing Center in Wuxi China	10,649,600	93,014.6	125,435.9	15,371
5	<b>Selene</b> - NVIDIA DGX A100, AMD EPYC 7742 64C 2.25GHz, NVIDIA A100, Mellanox HDR Infiniband, Nvidia NVIDIA Corporation United States	555,520	63,460.0	79,215.0	2,646


- Programmers must use threads or processes.
- Spread the workload across multiple cores.
- Write parallel algorithms.
- OS will map threads/processes to cores

- OS perceives each core as a separate processor
- OS scheduler maps threads/processes to different cores.
- Most major OS support multi-core today



# Microprocessor & Computer Architecture (μpCA)

## Role of Memory



**Need to place Cache, on-Chip to Reduce bandwidth and increase Latency :-** Occupy Processor space and Power

[Cache Memory in Multicore Reference 1](#)

**Memory Contention:** Communication and Computation uses same memory bandwidth. [Memory Contention Reference 2](#)

**Cache Coherence:** A program running on multiple processors will normally have copies of the same data in several caches. The protocols to maintain coherence for multiple processors are called **cache coherence protocols**. **(Write Policies)**

**False Sharing in the shared Cache:** If two or more processors are writing data to different portions of the same cache line, then a lot of cache and bus traffic might result for effectively invalidating or updating every cached copy of the old line on other processors. This is called “*false sharing*” or also “*CPU cache line interference*”.

## False Sharing

**Problem:** Updating the Array element by 2

5	4	6	3	12	15	7	9	11	1
---	---	---	---	----	----	---	---	----	---


**Parallel Solution:** Split the array into two halves to create 2 Threads, Thread 0 and Thread 1

*However, two copies of entire array are copied into cache of each core.*

### False Sharing:

- Core 0 updates 1<sup>st</sup> half of the array.
- Core 1 updates 2<sup>nd</sup> half of the array.
- The cache line which contains the array in other core is invalidated, because they are in the same cache line, which leads to unnecessary cache updates to maintain cache coherence.

False sharing will have a serious effect on performance ☹️



# Microprocessor & Computer Architecture (μpCA)

## References

---

<http://cse.unl.edu/~seth/990/Pubs/multicore-review.pdf>

[https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8\\_51/\\_pdf/-char/en](https://www.jstage.jst.go.jp/article/ipsjtsldm/8/0/8_51/_pdf/-char/en)


[https://www.cdac.in/index.aspx?id=pdf\\_hypack-arm-overview](https://www.cdac.in/index.aspx?id=pdf_hypack-arm-overview)

<http://meseec.ce.rit.edu/551-projects/fall2013/3-2.pdf>



# Microprocessor & Computer Architecture (μpCA)

## Conclusion: Parallel Architecture, Compiler, User, OS & Parallelism





# THANK YOU

---

**Dr. D. C. Kiran**

Department of Computer Science and Engineering

**dckiran@pes.edu**

9829935135