



Microprocessor & Computer Architecture (μ pCA)

UE19CS252

Dr. D. C. Kiran

Department of
Computer Science and Engineering

Microprocessor & Computer Architecture (μ pCA)

Pipeline Processor: Control Hazard

Dr. D. C. Kiran

Department of Computer Science and Engineering

Microprocessor & Computer Architecture (μpCA)

Syllabus



~~Unit 1: Basic Processor Architecture and Design~~

Unit 2: Pipelined Processor and Design

- ~~• 3-Stage ARM Processor~~
- ~~• 5-Stage Pipeline Processor~~
- ~~• Introduction to Pipeline Processor~~
- ~~• What May Go Wrong?~~
- ~~• Introduction to Hazards, Stalls,~~
- ~~• Structural Hazards~~
- ~~• Data Hazard~~
 - ~~— RAW, WAR, WAW Hazards~~
- ~~• Attacking Data Hazard~~
 - ~~— Software Approach~~
 - ~~— Hardware Approach~~
- Control Hazards

Microprocessor & Computer Architecture (μpCA)



Text 1: “Computer Organization and Design”, Patterson, Hennessey, 5th Edition, Morgan Kaufmann, 2014.

Reference 1: “Computer Architecture: A Quantitative Approach”, Hennessey, Patterson, 5th Edition, Morgan Kaufmann, 2011.

Appendix C	Pipelining: Basic and Intermediate Concepts	
C.1	Introduction	C-2
C.2	The Major Hurdle of Pipelining—Pipeline Hazards	C-11
C.3	How Is Pipelining Implemented?	C-30
C.4	What Makes Pipelining Hard to Implement?	C-43
C.5	Extending the MIPS Pipeline to Handle Multicycle Operations	C-51
C.6	Putting It All Together: The MIPS R4000 Pipeline	C-61
C.7	Crosscutting Issues	C-70
C.8	Fallacies and Pitfalls	C-80
C.9	Concluding Remarks	C-81
C.10	Historical Perspective and References	C-81
	Updated Exercises by Diana Franklin	C-82

Microprocessor & Computer Architecture (μpCA)


Control Hazards

- When the flow of instruction addresses is **not sequential** (i.e., $PC = PC + 4$); **incurred** by change of flow instructions
 - Conditional branches (**beq**, **bne**)
 - Unconditional branches (**b**, **bal**)
 - Exceptions
- Undesirable instructions get into the pipeline even before branch instruction is fetched, **if branch is taken (Compare and Change PC in EX Stage)**

Ex:


```
add  R1, R2, R3
beq  R1, R2, target
sub  R1, R4, R5
orr  R2, R7, R8
```

```
target:    ....
          add   R1, R4, R5
```



Microprocessor & Computer Architecture (μpCA)

Control Hazard on Branches: Three Stage Stall



Microprocessor & Computer Architecture (μpCA)


All branches waste 2 cycles irrespective of whether branch is taken or not.

Wasteful..

Better way???

Reduce stall cycles


Guess or Predict



Microprocessor & Computer Architecture (μpCA)

Control Hazard on Branches


When Do I know the result of Branch?
When Do I update PC?



Microprocessor & Computer Architecture (μpCA)

Control Hazard on Branches

Can I Reduce the Stalls by
Computing Result of Branch Early.
Update the PC Early.




Microprocessor & Computer Architecture (μpCA)

Reduce Stall Cycles?



PES
UNIVERSITY
ONLINE




- By moving updating of PC from EX to ID???
- Branch Delay = 1 cycle

Microprocessor & Computer Architecture (μpCA)

Reduce Stall Cycles



PES
UNIVERSITY
ONLINE



- By moving updating of PC from EX to ID???
- Branch Delay = 1 cycle

- Can we reduce it further by moving the updating of PC from ID to IF???

NO

Microprocessor & Computer Architecture (μpCA)

Example

Assume the following instruction mix:

<u>Type</u>	<u>Frequency</u>	
Arith/Logic	40%	
Load	30%	of which 25% are followed immediately by an instruction using the loaded value
Store	10%	
branch	20%	of which 45% are taken


- What is the resulting CPI for the pipelined processor with forwarding and branch address calculation in ID stage?

- $$\begin{aligned}\text{CPI} &= \text{Ideal CPI} + \text{Pipeline stall clock cycles per instruction} \\ &= 1 + \text{stalls by loads} + \text{stalls by branches} \\ &= 1 + .3 \times .25 \times 1 + .2 \times .45 \times 1 \\ &= 1 + .075 + .09 \\ &= 1.165\end{aligned}$$

- Similar to *insert no-ops*
- Compiler inserts....??
- Used to eliminate branch stalls
- Instruction after branch is known as delay slot
- Instruction in delay slot is always executed
- Fill the slots with useful instructions

Microprocessor & Computer Architecture (μpCA)

Control Hazard on Branches: Delay Slot



Identify the Instruction which can be executed out of order fashion i.e will not change the meaning of the program or not violate register write


48: and r3, r1, r4

Microprocessor & Computer Architecture (μpCA)

Control Hazard on Branches: Delay Slot




PES
UNIVERSITY
ONLINE



Identify the Instruction which can be executed out of order fashion i.e will not change the meaning of the program or not violate register write

Microprocessor & Computer Architecture (μpCA)

A: Filling the delay slot Before Branch

• MUL R3, R4, R5
SUB R2, R1, R0
ADD R1, R2, R2
BEQZ R1, R7, there

ADD R1, R4, R7

there:

‡ SUB R2, R1, R0
ADD R1, R2, R2
BEQZ R1, R7, there
MUL R3, R4, R5
ADD R1, R4, R7

there:

Delay Slot

‡ In case, the compiler is not able to find suitable instruction, then

‡ MUL R3, R4, R5
SUB R2, R1, R0
ADD R1, R2, R2
BEQZ R1, R7, there
NOP
ADD R1, R4, R7

there:

Microprocessor & Computer Architecture (μpCA)

B: Filling the delay slot From Branch Target

```
SUB  R2, R1, R0  
ADD  R1, R2, R2  
BEQZ R1, R7, there
```

ADD R1, R4, R7
Branch Not Taken Part

there: MUL R3, R4, R5

Branch Taken Part

Delay Slot

```
# SUB R2, R1, R0  
ADD R1, R2, R2  
BEQZ R1, R7, there  
MUL R3, R4, R5  
ADD R1, R4, R7
```

there:

- Useful when it is predicted, 80 % Branch Taken & 20% Not Taken
- It should ensure no Register write violation in the Not Taken part of the instructions
- If Branch is not taken, then FLUSH i.e Waste of Cycle time

Microprocessor & Computer Architecture (μpCA)

C: Filling the delay slot From Fall through

```
SUB  R2, R1, R0  
ADD  R1, R2, R2  
BEQZ R1, R7, there
```

MUL R3, R4, R5

ADD R1, R4, R7

Branch Not Taken Part

there:

Branch Taken Part

Delay Slot

```
# SUB R2, R1, R0  
ADD R1, R2, R2  
BEQZ R1, R7, there  
MUL R3, R4, R5  
ADD R1, R4, R7
```

there:

- Useful when it is predicted, 80 % Branch Not Taken & 20% Taken
- It should ensure no Register write violation in the Not Taken part of the instructions
- If Branch is not taken, then FLUSH i.e Waste of Cycle time

Branch Prediction



THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135