

UE19CS252

Dr. D. C. Kiran

Department of Computer Science and Engineering



Instruction Encoding

Dr. D. C. Kiran

Department of Computer Science and Engineering


Syllabus

Unit 1: Basic Processor Architecture and Design


- Microprocessor Overview
- CISC VS RISC
- Introduction to ARM Processor & Applications
- ARM Architecture Overview
- Different ARM processor Modes
- Register Bank
- ARM Program structure
- ARM Instruction Format
- ARM INSTRUCTION SET
- Instruction Encoding
 - **←** Instruction Layout
 - ✓ Data Processing Instruction
 - ✓ Branch Instruction
 - ✓ Data Transfer Instruction
 - **✓** Multiplication Instruction







BRANCH INSTRUCTIONS




Ex 1: B LOOP

Ex 2: BL SUBROUTINE



MULTIPLICATION INSTRUCTIONS




Ex 1: MUL RO, R1, R2

Ex 2: MLA R0, R1, R2, R3



MULTIPLICATION INSTRUCTIONS




Ex 3: SMULL RO, R1, R2, R3

Ex 4: UMLAL RO, R1, R2, R3




Data Transfer Instruction






Data Transfer Instruction: STR





Data Transfer Instruction: LDR






EX:

LDR R0, [R1], R2

1110 01 1 0 1 1 0001 0000 0000000 0010 1110 01 I P U B W L 0001 0000 0000000 0010

1110 0110 1011 0001 0000 0000 0000 0010 E6B10002

Block Transfer Instruction





Ex 2: STMIA R13! , { R8, R4- R6, R12}



Block Transfer Instruction: Addressing Mode

Name	Stack	Other	L bit	P bit	U bit
pre-increment load	LDMED	LDMIB	1	1	1
post-increment load	LDMFD	LDMIA	1	0	1
pre-decrement load	LDMEA	LDMDB	1	1	0
post-decrement load	LDMFA	LDMDA	1	0	0
pre-increment store	STMFA	STMIB	0	1	1
post-increment store	STMEA	STMIA	0	0	1
pre-decrement store	STMFD	STMDB	0	1	0
post-decrement store	STMED	STMDA	0	0	0



Block Transfer Instruction: LDM




```
31 28 27 25 24 23 22 21 20 19 16 15 0

cond 1 0 0 P U S W L Rn register list
```

• LDMIA R13! , { R0, R5 - R8, R11}

```
1110 100 0 1 0 1 11101 0000 1 001 111 00001 1110 100 P U S W L 1101 0000 R<sub>11</sub> 00R<sub>8</sub>R<sub>7</sub>R<sub>6</sub>R<sub>5</sub> 0000R<sub>0</sub> E8BD09E1
```

Block Transfer Instruction: STM




• STMIB R13! , { R8, R4- R6, R12}

```
1110 100 1 0 0 1 0 1101 00010 00101110000
1110 100 P U S W L 1101 000R120 00R8 0R6R5R4 0000
E92D1170
```



SWAP





Next Session



Unit 2 Pipeline Processor



THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135