

**UE19CS252** 

Dr. D. C. Kiran

Department of Computer Science and Engineering



# **Pipeline Processor: Data Hazard 2**

Dr. D. C. Kiran

Department of Computer Science and Engineering

## **Syllabus**

#### **Unit 1: Basic Processor Architecture and Design**

#### **Unit 2: Pipelined Processor and Design**

- 3-Stage ARM Processor
- 5-Stage Pipeline Processor
- Introduction to Pipeline Processor
- What May Go Wrong?
- Introduction to Hazards, Stalls,
- Structural Hazards
- Data Hazard
  - RAW, WAR, WAW Hazards
- Attacking Data Hazard
   Software Approach
   Hardware Approach






**Text 1:** "Computer Organization and Design", Patterson, Hennessey, 5th Edition, Morgan Kaufmann, 2014.

**Reference 1:** "Computer Architecture: A Quantitative Approach", Hennessey, Patterson, 5th Edition, Morgan Kaufmann, 2011.

Appendix C	Pipelining: Basic and Intermediate Concepts			
	C.1	Introduction	C-2	
	C.2	The Major Hurdle of Pipelining—Pipeline Hazards	C-11	
	C.3	How Is Pipelining Implemented?	C-30	
	C.4	What Makes Pipelining Hard to Implement?	C-43	
	C.5	Extending the MIPS Pipeline to Handle Multicycle Operations	C-51	
	C.6	Putting It All Together: The MIPS R4000 Pipeline	C-61	
	C.7	Crosscutting Issues	C-70	
	C.8	Fallacies and Pitfalls	C-80	
	C.9	Concluding Remarks	C-81	
	C.10	Historical Perspective and References	C-81	
		Updated Exercises by Diana Franklin	C-82	


#### How to Attack RAW Dependency?





### How to Attack RAW Dependency?





#### **Attacking Data Hazard**



- In Software
  - Solution 1: Re-order instructions
  - Solution 2: insert independent instructions (or no-ops) Ex:
     MOV RO, RO
- In Hardware
  - Solution 1: Insert bubbles (i.e. stall the pipeline)
  - Solution 2: Data Forwarding

#### Software Solution $1 \rightarrow$ By Compiler



ADD RO,RO,R1

ADD R2,R3,R4

**ADD R5,R0,R4** 

SUB R6,R4,R7

XOR R8,R4,R7

ADD RO,RO,R1

ADD R2,R3,R4

SUB R6,R4,R7


XOR R8,R4,R7

**ADD R5,R0,R4** 

**Out of Order Execution by Compiler** 


## Software Solution $1 \rightarrow$ By Compiler





## Software Solution $1 \rightarrow$ By Compiler





#### **Attacking Data Hazard**



- In Software
  - Solution 1: Re-order instructions
  - Solution 2: insert independent instructions (or no-ops) Ex:
     MOV R0, R0
- In Hardware
  - Solution 1: Insert bubbles (i.e. stall the pipeline)
  - Solution 2: Data Forwarding

#### Software Solution 2→ By Compiler

#### Insert NOP or MOV RO, RO


 The compiler can guarantee that no data hazards exist adding NOP or MOV instructions where needed. [Instruction Scheduling]

		sub R2, R1, R3
sub	R2, R1, R3	NOP or MOV RO, RO
and	R12, R2, R5	NOP or MOV RO, RO
orr	R10, R6, R2	
add	R4, R2, R2	and R12, R2, R5
str	R5, [R2, #100]	orr R10, R6, R2
		add R4, R2, R2
		str R5, [R2, #100]



## Software Solution 2→ By Compiler





## Software Solution 2→ By Compiler



```
sub r2,r1,r3
mov r0,r0
mov r0,r0
and r12, r2, r5
orr r10, r2, r6
      r4, r2, r2
add
str r5,[r2,#100]
```

#### Where are NOPs needed?

sub	R2, R1, R3	sub	R2, R1, R3
	, ,		, ,

R4, R2, R5 and

R8, R2, R6 orr

add R9, R4, R2

R1, R6, R7 rsb

NOP

NOP

R4, R2, R5 and

R8, R2, R6 orr

R1, R6, R7 rsb

add R9, R4, R2




#### **Attacking Data Hazard**




- In Software
  - Solution 1: Re-order instructions
  - Solution 2: Insert independent instructions (or no-ops) Ex:
     MOV RO, RO
- In Hardware
  - Solution 1: Insert bubbles (i.e. stall the pipeline)
  - Solution 2: Data Forwarding

#### Hardware Solution 1





#### Hardware Solution 1





#### **Attacking Data Hazard**




- In Software
  - Solution 1: Re-order instructions
  - Solution 2: Insert independent instructions (or no-ops) Ex:
     MOV RO, RO
- In Hardware
  - Solution 1: Insert bubbles (i.e. stall the pipeline)
  - Solution 2: Data Forwarding


#### Hardware Solution 2: Data Forwarding

We could avoid stalling if we could get to EX stage the ALU output from "previous instruction" to ALU input for the "current instruction"

Suppose initially, register i holds the number 2i (ie. R3 = 6; R6=12; R8 = 16...)











- Also known as:
  - Register –bypassing
  - Short-circuiting
- Forwarding handles hazards at both
  - EX stage
  - MEM stage

















### Hardware change for Forwarding





What circuit detects and resolves this hazard?



# Does Forwarding eliminate all hazards??


Consider this example:

LDR R0, [R1, #60]

ADD R2, R0, R4

# NO! You may need to stall after loads





#### Think About It

```
ldr R7, [R2]
ldr R6, [R2, #4]
add R4, R5, R6
str R6, [R2, #4]
```

With forwarding we need to find only one independent instructions to place between them, swapping the ldr instructions works:

```
ldr
      R6, [R2, #4]
                   IF ID EXE MEM WB
ldr R7, [R2]
                           ID
                              EXE
                                   MEM WB
add R4, R5, R6
                            IF
                                  ▼ EXE
                               ID
                                        MEM
                                              WB
     R6, [R2, #4]
str
                              IF
                                   ID
                                         EXE
                                              MEM WB
```

Without forwarding we need two independent instructions to place between them, so in addition a nop is added.



#### Think About It

$$a = b + c;$$

d = e - f;

Before:

ldr	R2, =a
ldr	R3, =b
add	R1, R2, R3
str	R1, =a
ldr	R2, =e
ldr	R3, =f
sub	R1, R2, R3
str	R1, =d

Eliminate dependency by renaming registers

After Reordering & Assuming Data Forwarding

ldr	R2, =a
ldr	R3, =b
ldr	R5, =e
add	R1, R2, R3
ldr	<b>R6</b> , =f
str	<b>R1</b> , =a
sub	R4, R5, R6
str	R4, =d



#### **Next Session**



## **Control Hazards**



## **THANK YOU**

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135