

UE19CS252

Dr. D. C. Kiran

Department of Computer Science and Engineering



Pipeline Processor: Data Hazard 1

Dr. D. C. Kiran

Department of Computer Science and Engineering

Syllabus

Unit 1: Basic Processor Architecture and Design

Unit 2: Pipelined Processor and Design

- 3-Stage ARM Processor
- 5-Stage Pipeline Processor
- Introduction to Pipeline Processor
- What May Go Wrong?
- Introduction to Hazards, Stalls,
- Structural Hazards
- Data Hazard
 RAW, WAR, WAW Hazards

Unit 3: Memory Design

Unit 4: Input/Output Device Design

Unit 5: Advanced Architecture





Text 1: "Computer Organization and Design", Patterson, Hennessey, 5th Edition, Morgan Kaufmann, 2014.

Reference 1: "Computer Architecture: A Quantitative Approach", Hennessey, Patterson, 5th Edition, Morgan Kaufmann, 2011.

Pipelining: Basic and Intermediate Concepts Appendix C Introduction C-2 The Major Hurdle of Pipelining—Pipeline Hazards C-11 How Is Pipelining Implemented? C-30 **C.4** What Makes Pipelining Hard to Implement? C-43 Extending the MIPS Pipeline to Handle Multicycle Operations C-51 Putting It All Together: The MIPS R4000 Pipeline C-61 Crosscutting Issues C-70 C.8 Fallacies and Pitfalls C-80 Concluding Remarks C-81 **C.10** Historical Perspective and References C-81 Updated Exercises by Diana Franklin C-82

Data Hazard

Consider a Scenario

Suppose initially, register i holds the number 2i (ie. R3 = 6; R6=12; R8 = 16...)

What happens when the following sequence is executed in 5-stage pipeline?

add R3, R10, R11 - this should add 20 + 22, putting result 42 into r3


ldr R8, [R3, #50] - this should load r8 from memory location 42+50 = 92


sub R11, R8, R7 - this should subtract 14 from that just-loaded value from Mem[92]



Cycle 1









add R3, R10, R11 - this should add 20 + 22, putting result 42 into r3
 ldr R8, [R3, #50] - this should load r8 from memory location 42+50 = 92
 sub R11, R8, R7 - this should subtract 14 from that just-loaded value from Mem[92]


Cycle 2









Cycle 3







Cycle 4






- #Problem with starting next instruction before first is finished
 - Data dependencies here, that "go backward in time" create data hazards.

Data Dependency





Data Dependencies

PES UNIVERSITY

- Three types of data dependencies defined in terms of how succeeding instruction depends on preceding instruction
 - RAW: Read after Write or Flow dependency (True Dependency)
 - WAR: Write after Read or anti-dependency (Anti Dependency)
 - WAW: Write after Write
 (Output Dependency)

Data Dependencies



Read After Write (RAW)
 Instr_i tries to read operand before Instr_i writes it

I: add r1, r2, r3J: sub r4, r1, r3

• Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

Data Dependencies



- Example program (a) with two instructions
 - i1: load **r1**, a;
 - i2: add r2, **r1**,r1;
- Program (b) with two instructions
 - i1: mul **r1**, r4, r5;
 - i2: add r2, **r1**, r1;
- Both cases we cannot read in i2 until i1 has completed writing the result
 - In (a) this is due to <u>load-use dependency</u>
 - In **(b)** this is due to <u>define-use dependency</u>

Data Dependencies

Write After Read (WAR)

Instr, writes operand <u>before</u> Instr, reads it

I: sub r4,r1,r3
J: add r1,r2,r3
K: mul r6,r1,r7

- Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1".
- Can't happen if in pipeline:-
 - All instructions take 5 stages, and
 - Reads are always in stage 2, and
 - Writes are always in stage 5



Data Dependencies

PES UNIVERSITY

- Write After Write (WAW)
 Instr_j writes operand <u>before</u> Instr_j writes it.
- Called an "output dependence" by compiler writers This also results from the reuse of name "r1".
- Can't happen if in pipeline:
- All instructions take 5 stages, and Writes are always in stage 5

```
I: sub r1,r4,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```

WAR and WAW Dependency

- Example program (a):
 - i1: mul r1, r2, r3;
 - i2: add r2, r4, r5;
- Example program (b):
 - i1: mul r1, r2, r3;
 - i2: add r1, r4, r5;
- both cases we have dependence between i1 and i2
 - in (a) due to r2 must be read before it is written into
 - in (b) due to r1 must be written by i2 after it has been written into by i1



WAR and WAW Dependency

- Problem:
 - i1: mul r1, r2, r3;
 - i2: add r2, r4, r5;
- Is this really a dependence/hazard?




WAR and WAW Dependency



- Solution: Rename Registers
 - i1: mul r1, r2, r3;
 - i2: add <u>r6</u>, r4, r5;
- Register renaming can solve many of these <u>false</u> <u>dependencies</u>
 - note the role that the compiler plays in this
 - specifically, the register allocation process--i.e., the process that assigns registers to variables

Next Session: How to Attack RAW Dependency?







THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135