

UE19CS252

Dr. D. C. Kiran

Department of Computer Science and Engineering



Multiplication, PSR & SWAP Instructions

Dr. D. C. Kiran

Department of Computer Science and Engineering

Syllabus

Unit 1: Basic Processor Architecture and Design

- Microprocessor Overview
- CISC VS RISC
- Introduction to ARM Processor & Applications
- ARM Architecture Overview
- Different ARM processor Modes
- Register Bank
- ARM Program structure
- ARM Instruction Format
- ARM INSTRUCTION SET

Data Processing Instructions

Flow Control Instructions

Data Transfer Instructions

Block Transfer Instructions (Stack & Procedure Call)

Multiplication

MSR & MRS Instructions

Swap



Multiplication



MUL	Multiply	32-bit result
MLA	Multiply accumulate	32-bit result
UMULL	Unsigned multiply	64-bit result
UMLAL	Unsigned multiply accumulate	64-bit result
SMULL	Signed multiply	64-bit result
SMLAL	Signed multiply accumulate	64-bit result

Multiplication

- MUL R0, R1, R2
- $0 R0 = (R1xR2)_{[31:0]}$

- Features:
 - Second operand can't be immediate
 - The result register must be different from the first operand Rd≠Rf

Multiplication



.text MOV R0,#25 MOV R1,#5 MUL R2,R0,R1 .end



Multiplication

c=c+a[i]*b[i]


```
. IEAI
00001000:E59F5030
                     LDR R5,=A
                      LDR R6,=B
00001004:E59F6030
00001008:E59F7030
                     LDR R7,=C
                     Mov R3,#3
0000100C:E3A03003
                                   ; count Of Numbers
                     MOV R4,#0
00001010:E3A04000
00001014:
                      Loop:
                              Ldr R1, [R5], #4
00001014:E4951004
                              Ldr R2, [R6], #4
00001018:E4962004
0000101C:E0000291
                              Mul R0, R1, R2
                                               ;multiple R1 And R2 And Store Result In R0
                              Add R4,R4,R0
00001020:E0844000
00001024:E4874004
                              STR R4, [R7], #4
                              Sub R3, R3, #1
00001028:E2433001
0000102C:E3330000
                              Teg R3,#0
                                              ; Test For Equality
00001030:1AFFFFF7
                              Bne Loop
                                            ; Interrupt For Termination Of Program
00001034:EF000011
                              Swi 0x11
                      .DATA
                     A: .word 1,3,5
00001044:
                     B: .word 2,4,6
00001050:
0000105C:
                      C: .word
```




Multiplication

c=c+a[i]*b[i]







Multiply-Accumulate c=c+a[i]*b[i]

```
<MLA> Rd, Rf, Rn, Rm @ Rd= RfxRn+Rm
```

• MLA R4, R1, R2, R4 @ R4 = R1xR2+R4

```
· IEAI
00001000:E3A05D41
                     LDR R5,=A
00001004:E59F6028
                     LDR R6,=B
00001008:E59F7028
                     LDR R7,=C
                                   ; count Of Numbers
0000100C:E3A03003
                     Mov R3,#3
                     MOV R4,#0
00001010:E3A04000
00001014:
                     Loop:
00001014:E4951004
                             Ldr R1, [R5], #4
                             Ldr R2, [R6], #4
00001018:E4962004
0000101C:E0244291
                             MLA R4,R1,R2,R4
                                               multiple R1 And R2 And Store Result In R4
00001020:E4874004
                             STR R4, [R7], #4
00001024:E2433001
                             Sub R3,R3,#1
00001028:E3330000
                             Teg R3,#0
                                              ; Test For Equality
0000102C:1AFFFFF8
                             Bne Loop
00001030:EF000011
                             Swi 0x11
                                            ; Interrupt For Termination Of Program
                     .DATA
00001040:
                     A: .word 1,3,5
0000104C:
                     B: .word 2,4,6
00001058:
                     C: .word
```



Multiply & Multiply with Accumulate to Produce 64-bit Result

UMULL	Unsigned multiply	64-bit result
-------	-------------------	---------------

UMLAL Unsigned multiply accumulate 64-bit result

SMULL Signed multiply 64-bit result

SMLAL Signed multiply accumulate 64-bit result

UMULL R0, R4, R5, R6; Multiplies R5 and R6, writes the top 32 bits to R4; and the bottom 32 bits to R0

UMLAL R3, R6, R2, R7; Multiplies R2 and R7, adds R6, adds R3, writes the ; top 32 bits to R6, and the bottom 32 bits to R3



Multiply & Multiply with Accumulate to Produce 64-bit Result

Syntax: <SMLAL/SMULL/UMLAL/UMULL>{cond}{S}RdLo, RdHi, Rm,Rs

SMLAL	Signed multiply accumulate Long	[Rdhi, RdLo]=[RdHi,RdLo]+(Rm*Rs)
SMULL	Signed multiply Long	[Rdhi, RdLo]= (Rm*Rs)
UMLAL Unsigned Multiply accumulate Long [Rdhi, F		[Rdhi, RdLo]=[RdHi,RdLo]+(Rm*Rs)
UMULL	Unsigned Multiply Long	[Rdhi, RdLo]= (Rm*Rs)




Multiply & Multiply with Accumulate to Produce 64-bit Result

.text ldr r0,=a ldr r1,=b ldr r2,[r0] ldr r3,[r1]

umull r4,r5,r2,r3 .data

a:.word 20000000 b:.word 30000000





PSR Instructions



Move to Register from Status Register (MRS): Read from either CPSR or SPSR

Example:

MRS RO, CPSR

MRS R1, SPSR

Move to Status Register from Register (MSR):

```
__field

Example:

MSR CPSR_field, R0

MSR SPSR_field, R1

__c: Control Field (0:7)
__f: Flag Field(24:31)
__x: Extension (8:15)
__s:Status (16:23)
```

```
.text
MOVS R1,#-10
MRS RO,CPSR
                       ; Take a copy of the CPSR.
                                                                         RegistersView
                                                                         General Purpose Floating Point
AND R0,R0,#0000
                          ; Clear the mode bits.
                                                                                   Hexadecimal
MSR CPSR_F,R0
                          ; Write back the modified CPSR.
                                                                                  Unsigned Decimal
                                                                                  Signed Decimal
.end
                                                                                 :00000000
                                                                                :fffffff6
                                                                                 :00000000
                                                                                :00000000
                                                                                :00000000
                                                                                :00000000
                                                                         R6
                                                                                :00000000
                                                                         R7
                                                                                 :00000000
                                                                         R8
                                                                                 :00000000
                                                                         R9
                                                                                 :00000000
                                                                         R10(s1):00000000
                                                                         R11(fp):00000000
                                                                         R12(ip):00000000
                                                                         R13(sp):00005400
                                                                         R14(lr):00000000
                                                                         R15 (pc):00001004
                                                                         CPSR Register
                                                                          Wegative(N):1
                                                                          Zero(Z)
                                                                         Carry (C)
                                                                         Overflow (V):0
                                                                         IRQ Disable:1
                                                                         FIQ Disable:1
                                                                         Thumb (T)
                                                                         CPU Mode
                                                                                    :System
```



```
.text
MOVS R1,#-10
                                                                                  RegistersView
MRS RO,CPSR
                                                                                   General Purpose Floating Point
                         ; Take a copy of the CPSR.
                                                                                            Hexadecimal
AND R0,R0,#0000
                           ; Clear the mode bits.
                                                                                           Unsigned Decimal
                           ; Write back the modified CPSR.
MSR CPSR_F,R0
                                                                                            Signed Decimal
                                                                                          :800000df
                                                                                   R1
                                                                                          :fffffff6
.end
                                                                                   R2
                                                                                          :00000000
                                                                                          :00000000
                                                                                   R4
                                                                                          :00000000
                                                                                   R5
                                                                                          :00000000
                                                                                          :00000000
                                                                                   R7
                                                                                          :00000000
                                                                                          :00000000
                                                                                          :00000000
                                                                                   R10(s1):00000000
                                                                                   R11(fp):00000000
                                                                                   R12(ip):00000000
                                                                                   R13(sp):00005400
                                                                                   R14(lr):00000000
                                                                                   R15 (pc):00001008
                                                                                   CPSR Register
                                                                                   Negative (N):1
                                                                                   Zero(Z)
                                                                                             : 0
                                                                                   Carry (C)
                                                                                   Overflow(V):0
                                                                                   IRQ Disable:1
                                                                                   FIQ Disable:1
                                                                                   Thumb (T)
                                                                                   CPU Mode
                                                                                             :System
                                                                                   0x800000df
```




```
.text
MOVS R1,#-10
                                                                                      RegistersView
                                                                                                              4 ×
MRS RO,CPSR
                         ; Take a copy of the CPSR.
                                                                                      General Purpose Floating Point
                                                                                               Hexadecimal
AND R0,R0,#0000
                           ; Clear the mode bits.
                                                                                              Unsigned Decimal
                            ; Write back the modified CPSR.
MSR CPSR_F,R0
                                                                                               Signed Decimal
                                                                                             :00000000
                                                                                             :fffffff6
.end
                                                                                             :00000000
                                                                                      R3
                                                                                             :00000000
                                                                                             :00000000
                                                                                      R5
                                                                                             :00000000
                                                                                             :00000000
                                                                                      R7
                                                                                             :00000000
                                                                                             :00000000
                                                                                             :00000000
                                                                                      R10(s1):00000000
                                                                                      R11(fp):00000000
                                                                                      R12(ip):00000000
                                                                                      R13(sp):00005400
                                                                                      R14(lr):00000000
                                                                                      R15 (pc):0000100c
                                                                                      CPSR Register
                                                                                      Negative (N):1
                                                                                      Zero(Z)
                                                                                      Carry (C)
                                                                                               : 0
                                                                                      Overflow (V):0
                                                                                      IRQ Disable:1
                                                                                      FIQ Disable:1
                                                                                      Thumb (T)
                                                                                                : 0
                                                                                      CPU Mode : System
                                                                                      0x800000df
```




```
.text
MOVS R1,#-10
MRS R0,CPSR ; Take a copy of the CPSR.
AND R0,R0,#0000 ; Clear the mode bits.


MSR CPSR_F,R0 ; Write back the modified CPSR.
.end
```





SWAP : A & R1









SWAP : A & R1


RegistersView				
General Purpose	Floating Point			
Hexadecimal				
Unsigned Decimal				
Signed Decimal				
R0 : 0				
R1 :5				
R2 :41	.20			
R3 :10				
R4 : 0				
R5 : 0				
R6 :0				
R7 : 0				
R8 : 0				
R9 : 0				
R10(sl):0				
R11(fp):0				
R12(ip):0				
R13(sp):21504				
R14(lr):0				
R15 (pc): 4112				





SWAP: A & R1









SWAP instruction

SWP <Swap Destination>, <Original>, [<address>]


.text LDR R2,=a MOV R1,#5 SWP R1,R1,[R2] .data

a:.word 10






After Swapping





Next Session







THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135