



# Microprocessor & Computer Architecture ( $\mu$ pCA)

UE19CS252

---

**Dr. D. C. Kiran**

Department of  
Computer Science and Engineering

# Microprocessor & Computer Architecture ( $\mu$ pCA)

---

## Unit 5: Advanced Architecture

**Dr. D. C. Kiran**

Department of Computer Science and Engineering

# Microprocessor & Computer Architecture (μpCA)

## Syllabus

---

~~Unit 1: Basic Processor Architecture and Design~~

~~Unit 2: Pipelined Processor and Design~~

~~Unit 3: Memory~~

~~Unit 4: Input/Output Device Design~~

Unit 5: Advanced Architecture

~~Need for High Performance Computing~~

~~Classification of Parallel Architectures~~

Parallel Architectures



Single program running on multiple computer


V/S

Multiple program running on multiple computer


# Microprocessor & Computer Architecture (μpCA)

## View of Parallel Computing

### SPMD



### MPMD



# Microprocessor & Computer Architecture (μpCA)

## Architectural Innovations for Improved Performance

Computer performance grew by a factor of about 10000 between 1980 and 2000

- Due to Faster Technology
- Due to Better Architecture

	<u>Architectural method</u>	<u>Improvement factor</u>
Established methods	1. Pipelining (and superpipelining)	3-8 ✓
	2. Cache memory, 2-3 levels	2-5 ✓
	3. RISC and related ideas	2-3 ✓
	4. Multiple instruction issue (superscalar)	2-3 ✓
	5. ISA extensions (e.g., for multimedia)	1-3 ✓
Newer methods	6. Multithreading (super-, hyper-)	2-5 ?
	7. Speculation and value prediction	2-3 ?
	8. Hardware acceleration	2-10 ?
	9. Vector and array processing	2-10 ?
	10. Parallel/distributed computing	2-1000s ?

## Thread Level


- Multi-threading vs Hyper-threading or Simultaneous Multi-threading.

## Instruction Level

- Pipelining
- Super Pipelining
- Super Scalar
- Vector & Array Processing
- VLIW
- EPIC
- Parallel Computing vs Multicore Computing

# Microprocessor & Computer Architecture (μpCA)

Single thread can run at any given time




Thread 1: floating point



# Microprocessor & Computer Architecture (μpCA)

Single thread can run at any given time



Thread 2:  
integer operation

## Multi-Threading

Single Thread

Multi Thread

Hyper-Thread or  
Simultaneous  
Multithreading?

Kernel  
Thread


Kernel  
Thread

Kernel  
Thread

Kernel  
Thread

# Microprocessor & Computer Architecture (μpCA)

## SMT Processor: Both Threads Run's Concurrently




Thread 2:  
integer operation

Thread 1: floating point


# Microprocessor & Computer Architecture (μpCA)

But: Can't simultaneously use the same functional unit




# Microprocessor & Computer Architecture (μpCA)

## Multi-core: Treads can run on separate cores




# Microprocessor & Computer Architecture (μpCA)

SMT Dual-core: all four threads can run concurrently



Thread 1 Thread 3



Thread 2 Thread 4

## Instruction Level Parallelism

# Microprocessor & Computer Architecture (μpCA)

## Scalar



1	2	3	4	5	6	7	8	9	10

```
for(i=1;i<=6;i++)  
    Out=i+i;
```



# Microprocessor & Computer Architecture (μpCA)

## Pipelining



**Pipelining:** Several instructions are simultaneously at different stages of their execution

1	2	3	4	5	6	7	8	9	10
Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5					
	Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5				
		Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5			
			Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5		
				Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5	
					Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5

Think of Executing following loop

```
for(i=1;i<=6;i++)
```

```
Out=i+i;
```

**Superscalar: several instructions are simultaneously at the same stages of their execution**

A Super-Scalar architecture includes parallel execution units which can execute instruction Simultaneously.

[illegible]

# Microprocessor & Computer Architecture (μpCA)

# Super Pipelining


[illegible]

## Think of Executing following loop


```
for(i=1;i<=6;i++)
```

```
Out=i+i;
```

# Microprocessor & Computer Architecture (μpCA)




Vs



# Microprocessor & Computer Architecture (μpCA)

## VLIW: Very Long Instruction Word


Multiple Independent Instructions are packed together by the Compiler



# Microprocessor & Computer Architecture (μpCA)


## VLIW vs Superscalar

Multiple Instructions



Dynamic Scheduling  
Complex Hardware

Long Instruction



**Static Scheduling**  
**Simpler Hardware**  
**Compiler is used to**

- Identify Independent Instruction
- Bundle the instructions

## Draw Back of VLIW

If compiler cannot find the independent instructions to for Long Instructions

- Need to Recompile the code
- Need to insert NOP's

# Microprocessor & Computer Architecture (μpCA)

## EPIC: Explicit Parallel Instruction Computer

---

- Improvement to VLIW to reduce NOP's
- Uses Speculative Loading & Predictions.
- Originally Developed by HP and Intel.

Reference: [Click Here](#)





# Microprocessor & Computer Architecture (μpCA)

## References

---

Multithreading- Hyper threading: [Click Here](#)

Superscalar Processing: [Click Here](#)  
[Click Here](#)

VLIW & EPIC: [Click Here](#)  
[Click Here](#)





**THANK YOU**

---

**Dr. D. C. Kiran**

Department of Computer Science and Engineering

**dckiran@pes.edu**

9829935135