

UE19CS252

Dr. D. C. Kiran

Department of Computer Science and Engineering



Instruction Encoding

Dr. D. C. Kiran

Department of Computer Science and Engineering


Syllabus

Unit 1: Basic Processor Architecture and Design

- Microprocessor Overview
- CISC VS RISC
- Introduction to ARM Processor & Applications
- ARM Architecture Overview
- Different ARM processor Modes
- Register Bank
- ARM Program structure
- ARM Instruction Format
- ARM INSTRUCTION SET
- Instruction Encoding
 - ✓ Instruction Layout
 - ✓ Data Processing Instruction









What is an ARM Instruction?



OPcode{condition}{S} Rd,Operand1,Operand2



Example: Data Processing Instruction



An instruction specifies a **Conditional Execution Code** (Condition), the **OP Code**, **Two or Three Registers** (Rn, Rd, and Rm), and some other information

The Condition Field


0101 = PL - N clear (positive or

0110 = VS - V set (overflow)

1000 = HI - C set and Z clear (unsigned higher)

0111 = VC - V clear (no overflow)

zero)



1101 = LE - Z set, or N set and V clear, or

N clear and V set (<, or =)

1110 = AL - always

1111 = NV - reserved.



	31 30 29 28	27	26	25	24	23	22	2	1 20	15	9 1	8 1	7 1	6	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Data processing immediate shift	cond [1]	0	0	0	(рс	ode	9	s			Rn				F	ld		s	hif	an	nou	nt	shif	it	0		R	m		V
Miscellaneous instructions: See Figure A3-4	cond [1]	0	0	0	1	0	x	×	0)	х :	х	x	x	x	x	x	x	x	x	x	x	x	x	x	0	x	x	x	x	
Data processing register shift [2]	cond [1]	0	0	0	(орс	ode	9	s			Rn	1			F	ld			F	Rs		0	shi	ft	1		R	m		V
Miscellaneous instructions: See Figure A3-4	cond [1]	0	0	0	1	0	x	X	0)	x :	x	x	x	x	x	x	x	x	x	x	x	0	x	x	1	x	x	x	x	
Multiplies: See Figure A3-3 Extra load/stores: See Figure A3-5	cond [1]	0	0	0	x	x	x	X	x	×		x	x :	x	x	x	x	x	x	X	x	x	1	x	x	1	x	x	x	x	V
Data processing immediate [2]	cond [1]	0	0	1	(орс	ode	9	s			Rn	1			F	ld			rot	ate				im	me	dia	te			
Undefined instruction	cond [1]	0	0	1	1	0	x	0	0	,	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
Move immediate to status register	cond [1]	0	0	1	1	0	R	1	0		N	Иas	k			SI	30			rot	ate				im	me	dia	te			
Load/store immediate offset	cond [1]	0	1	0	Р	U	В	W	/ L			Rn				R	d						im	med	iat	е					V
Load/store register offset	cond [1]	0	1	1	Р	U	В	W	/ L			Rn				R	d		s	hift	am	our	nt	shi	ft	0		R	m		
Media instructions [4]: See Figure A3-2	cond [1]	0	1	1	x	x	x	х	x)	x :	x	x	x	x	x	x	x	x	x	x	x	x	x	x	1	x	x	x	x	
Architecturally undefined	cond [1]	0	1	1	1	1	1	1	1)	x	x	x	x	x	x	x	x	x	х	x	x	1	1	1	1	x	x	x	x	_ /
Load/store multiple	cond [1]	1	0	0	Р	U	s	W	L			Rn									re	gist	ter I	ist							V
Branch and branch with link	cond [1]	1	0	1	L												24	-bit	off	set											V
Coprocessor load/store and double register transfers	cond [3]	1	1	0	Р	U	N	W	/ L	Ι		Rn				С	Rd		С	p_1	nun	1			8-1	bit o	offs	et			
Coprocessor data processing	cond [3]	1	1	1	0	c	рс	ode	91		-	CR	n			С	Rd		С	p_	nun	n	оро	code	2	0		CF	Rm		
Coprocessor register transfers	cond [3]	1	1	1	0	ор	coc	le1	1 L		(CR	n			F	ld		С	p_1	nun	1	ор	code	2	1		CF	Rm		
Software interrupt	cond [1]	1	1	1	1				_	_				_			sw	ri nu	ımt	oer					_						
Unconditional instructions: See Figure A3-6	1 1 1 1	x	x	x	x	x	x	X	x)	x :	х	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	X	x	x	





Cond	0	0	I	C)pc	od	e	S	Rn		1		Rd			Operand 2											
Cond	0	0	0	0	0	0	A	(A)	Rd				R	n			F	ès:		1	0	0	1	Rm			
Cond	0	0	0	0	1	U	Α	S	RdHi				Rd	Lo			F	n		1	0	0	1	Rm			
Cond	0	0	0	1	0	В	0	0		Rn			Rd				0	0	0	0	1	0	0	1	Rm		
Cond	0	0	0	1	0	0	1	0	1 1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	Rn		
Cond	0	0	0	È	\supset	0	W	L		Rn		Rd			0	0	0	0	1	S	Н	1	Rm				
Cond	0	0	0	P	\supset	1	W	L		Rn				R	d			О	ffs	et	1	S	Н	1	Offset		
Cond	0	1	I	Ρ	U	В	W	L		Rr	1			R	d		Offset										
Cond	0	1	1										1														
Cond	1	0	0	P	U	S	W	L	. Rn Register List																		
Cond	1	0	1	L			-									Off	set	İ									

Data Processing / PSR Transfer

Multiply

Multiply Long

Single Data Swap

Branch and Exchange

Halfword Data Transfer: register offset

Halfword Data Transfer: immediate offset


Single Data Transfer

Undefined

Block Data Transfer

Branch


Data Processing Instruction




Opcode [24:21]	Mnemonic
0000	AND
0001	EOR
0010	SUB
0011	RSB
0100	ADD
0101	ADC
0110	SBC
0111	RSC
1000	TST
1001	TEQ
1010	CMP
1011	CMN
1100	ORR
1101	MOV
1110	BIC
1111	MVN



Data Processing Instruction: Example-1





ADD R1, R0, R2






Data Processing Instruction









Data Processing Instruction







Data Processing Instrucion: Example-2





ADDS R1, R0, R2 LSR #2

1110 000 0100 S Rn Rd Shift Rm

1110 000 0100 S Rn Rd 00010 01 0 Rm


1110 0000 1001 0000 0001 0001 0010 0010

ADDS RO R1 #2 LSR R2

Shift is specified as immediate




Data Processing Instruction: Example-3



EX:

ADDS R1, R0, R2 LSR R4





Next Session



Instruction Encoding

- Branch Instruction
- Multiplication
- Data Transfer Instruction



THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135