



Microprocessor & Computer Architecture (μ pCA)

UE19CS252

Dr. D. C. Kiran

Department of
Computer Science and Engineering

Microprocessor & Computer Architecture (μ pCA)

Unit 3: Cache Design Principles

Dr. D. C. Kiran

Department of Computer Science and Engineering

Microprocessor & Computer Architecture (μpCA)

Syllabus

~~Unit 1: Basic Processor Architecture and Design~~

~~Unit 2: Pipelined Processor and Design~~

Unit 3: Memory

- ~~• Memory Hierarchy~~
- ~~• Principle of Locality~~
- ~~• Block~~
- Cache Design Principles

Unit 4: Input/Output Device Design

Unit 5: Advanced Architecture



Cache Design is controlled by Four Questions:

Q1: Where can a block be placed in the cache?

- Block Placement

Q2: How is a block found if it is in the cache?

- Block Identification.

Q3: Which block should be replaced on a miss?

- Block Replacement.

Q4: What happens on a write ?


- Write Strategy.

Microprocessor & Computer Architecture (μpCA)

Q1: Where can a block be placed in the cache?

Memory
Address

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15



Index



4 Lines

Mapping Function
 $\text{Block}_i \% 4$

0 % 4=0
4%4=0
8%4=0
12%4=0

1 % 4=1
5%4=1
9%4=1
13%4=1

2 % 4=2
6%4=2
10%4=2
14%4=2

3 % 4=3
7%4=3
11%4=3
15%4=3


Microprocessor & Computer Architecture (μpCA)

Q2: How is a block found if it is in the cache?

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111

Memory
Address


0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111



Index




00
01
10
11



Microprocessor & Computer Architecture (μpCA)

Q2: How is a block found if it is in the cache?



Microprocessor & Computer Architecture (μpCA)

HIT or MISS

0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	
1001	
1010	
1011	
1100	
1101	
1110	
1111	

Tag	Data
00	0 TH ELEMENT
11	13 TH ELEMENT
01	6 TH ELEMENT
01	7 TH ELEMENT

If Processor is looking for 9th Element

Address Generated is: 1001

Index the cache with value 01

Compare with the tag: 10

Tag is not matched: it is MISS

Microprocessor & Computer Architecture (μpCA)

HIT or MISS

0000	
0001	
0010	
0011	
0100	
0101	
0110	
0111	
1000	
1001	
1010	
1011	
1100	
1101	
1110	
1111	

Tag	Data
00	0 TH ELEMENT
11	13 TH ELEMENT
01	6 TH ELEMENT
01	7 TH ELEMENT

If Processor is looking for 13th Element

Address Generated is: 1101

Index the cache with value 01

Compare with the tag: 11

Tag is matched: it is HIT

Q3: Which block should be replaced on a miss?

- When a miss occurs, cache controller must select a cache line to be replaced with the desired data.
- There are three primary strategies employed for selecting which block to replace:
 - Random
 - Least Recently Used [LRU]
 - First In First Out [FIFO]

Q4: What happens on a write ?

Write-through:

Write is done synchronously - both to the cache and to the backing store.

Write-back (or Write-behind):

Writing is done only to the cache. A modified cache block is written back to the store, just before it is replaced.

Q1: Where can a block be placed in the cache?

- **Three mapping functions:**
 - Direct mapping
 - Associative mapping
 - Set-associative mapping.



THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135