



Microprocessor & Computer Architecture (μ pCA)

UE19CS252

Dr. D. C. Kiran

Department of
Computer Science and Engineering

Microprocessor & Computer Architecture (μ pCA)

Pipeline Processor: Data Hazard 2

Dr. D. C. Kiran

Department of Computer Science and Engineering

Microprocessor & Computer Architecture (μpCA)

Syllabus



~~Unit 1: Basic Processor Architecture and Design~~

Unit 2: Pipelined Processor and Design

- ~~• 3-Stage ARM Processor~~
- ~~• 5-Stage Pipeline Processor~~
- ~~• Introduction to Pipeline Processor~~
- ~~• What May Go Wrong?~~
- ~~• Introduction to Hazards, Stalls,~~
- ~~• Structural Hazards~~
- ~~• Data Hazard~~
- ~~• RAW, WAR, WAW Hazards~~
- **Attacking Data Hazard**
 - Software Approach**
 - Hardware Approach**

Microprocessor & Computer Architecture (μpCA)




Text 1: “Computer Organization and Design”, Patterson, Hennessey, 5th Edition, Morgan Kaufmann, 2014.

Reference 1: “Computer Architecture: A Quantitative Approach”, Hennessey, Patterson, 5th Edition, Morgan Kaufmann, 2011.

Appendix C	Pipelining: Basic and Intermediate Concepts	
C.1	Introduction	C-2
C.2	The Major Hurdle of Pipelining—Pipeline Hazards	C-11
C.3	How Is Pipelining Implemented?	C-30
C.4	What Makes Pipelining Hard to Implement?	C-43
C.5	Extending the MIPS Pipeline to Handle Multicycle Operations	C-51
C.6	Putting It All Together: The MIPS R4000 Pipeline	C-61
C.7	Crosscutting Issues	C-70
C.8	Fallacies and Pitfalls	C-80
C.9	Concluding Remarks	C-81
C.10	Historical Perspective and References	C-81
	Updated Exercises by Diana Franklin	C-82


Microprocessor & Computer Architecture (μpCA)

How to Attack RAW Dependency?



Microprocessor & Computer Architecture (μpCA)

How to Attack RAW Dependency?



- In Software
 - **Solution 1: Re-order instructions**
 - Solution 2: insert independent instructions (or no-ops) Ex:
MOV R0, R0
- In Hardware
 - Solution 1: Insert bubbles (i.e. stall the pipeline)
 - Solution 2: Data Forwarding

Microprocessor & Computer Architecture (μpCA)

Software Solution 1 → By Compiler




ADD R0,R0,R1
ADD R2,R3,R4
ADD R5,R0,R4
SUB R6,R4,R7
XOR R8,R4,R7

ADD R0,R0,R1
ADD R2,R3,R4
SUB R6,R4,R7
XOR R8,R4,R7
ADD R5,R0,R4

Out of Order Execution by Compiler


Microprocessor & Computer Architecture (μpCA)

Software Solution 1 → By Compiler



Microprocessor & Computer Architecture (μpCA)

Software Solution 1 → By Compiler



- In Software
 - Solution 1: Re-order instructions
 - **Solution 2: insert independent instructions (or no-ops) Ex:**
MOV R0, R0
- In Hardware
 - Solution 1: Insert bubbles (i.e. stall the pipeline)
 - Solution 2: Data Forwarding

Microprocessor & Computer Architecture (μpCA)

Software Solution 2 → By Compiler



Insert NOP or MOV R0, R0

- The compiler can guarantee that no data hazards exist adding NOP or MOV instructions where needed. [Instruction Scheduling]


```
sub  R2, R1, R3
and  R12, R2, R5
orr  R10, R6, R2
add  R4, R2, R2
str  R5, [R2, #100]
```

```
sub  R2, R1, R3
NOP or MOV R0, R0
NOP or MOV R0, R0

and  R12, R2, R5
orr  R10, R6, R2
add  R4, R2, R2
str  R5, [R2, #100]
```


Microprocessor & Computer Architecture (μpCA)

Software Solution 2 → By Compiler



Microprocessor & Computer Architecture (μpCA)

Software Solution 2 → By Compiler



Microprocessor & Computer Architecture (μpCA)

Where are NOPs needed?

sub R2, R1, R3

and R4, R2, R5

orr R8, R2, R6

add R9, R4, R2

rsb R1, R6, R7

sub R2, R1, R3

NOP

NOP

and R4, R2, R5

orr R8, R2, R6


rsb R1, R6, R7

add R9, R4, R2

- In Software
 - Solution 1: Re-order instructions
 - Solution 2: Insert independent instructions (or no-ops) Ex:
MOV R0, R0
- In Hardware
 - **Solution 1: Insert bubbles (i.e. stall the pipeline)**
 - Solution 2: Data Forwarding


Microprocessor & Computer Architecture (μpCA)

Hardware Solution 1



Microprocessor & Computer Architecture (μpCA)

Hardware Solution 1




- In Software
 - Solution 1: Re-order instructions
 - Solution 2: Insert independent instructions (or no-ops) Ex:
MOV R0, R0
- In Hardware
 - Solution 1: Insert bubbles (i.e. stall the pipeline)
 - **Solution 2: Data Forwarding**

Microprocessor & Computer Architecture (μpCA)

Hardware Solution 2: Data Forwarding


We could avoid stalling if we could get to EX stage the ALU output from "previous instruction" to ALU input for the "current instruction"

Suppose initially, register i holds the number 2i (ie. R3 = 6; R6=12; R8 = 16...)



Microprocessor & Computer Architecture (μpCA)

Hardware Solution 2: Data Forwarding



Microprocessor & Computer Architecture (μpCA)


Hardware Solution 2: Data Forwarding



- Also known as:
 - Register –bypassing
 - Short-circuiting
- Forwarding handles hazards at both
 - EX stage
 - MEM stage


Microprocessor & Computer Architecture (μpCA)

Hardware Solution 2: Data Forwarding




Microprocessor & Computer Architecture (μpCA)

Hardware Solution 2: Data Forwarding




Microprocessor & Computer Architecture (μpCA)

Hardware Solution 2: Data Forwarding



Microprocessor & Computer Architecture (μpCA)

Hardware change for Forwarding



What circuit detects and resolves this hazard?

Does Forwarding eliminate all hazards??


Consider this example:

```
LDR    R0, [R1, #60]  
ADD    R2, R0, R4
```

**NO! You may need to stall
after loads**

Microprocessor & Computer Architecture (μpCA)

Hardware Solution 2: Data Forwarding



Microprocessor & Computer Architecture (μpCA)

Think About It



```
ldr    R7, [R2]
ldr    R6, [R2, #4]
add    R4, R5, R6
str    R6, [R2, #4]
```

With forwarding we need to find only one independent instructions to place between them,
swapping the ldr instructions works:

ldr	R6, [R2, #4]	IF	ID	EXE	MEM	WB						
ldr	R7, [R2]		IF	ID	EXE		MEM	WB				
add	R4, R5, R6			IF	ID	EXE		MEM	WB			
str	R6, [R2, #4]				IF	ID	EXE		MEM	WB		

Blue arrows indicate data forwarding from the MEM stage of the first ldr instruction to the EXE stage of the second ldr instruction, and from the WB stage of the first ldr instruction to the EXE stage of the str instruction.

Without forwarding we need two independent instructions to place between them, so in addition a nop is added.

```
ldr    R6, [R2, #4]
ldr    R7, [R2]
nop
add    R4, R5, R6
str    R6, [R2, #4]
```

Why?

Microprocessor & Computer Architecture (μpCA)

Think About It

$a = b + c;$

$d = e - f;$

Before:

Eliminate dependency
by renaming registers

After Reordering &
Assuming Data
Forwarding

```
ldr    R2, =a
ldr    R3, =b
add    R1, R2, R3
str    R1, =a
ldr    R2, =e
ldr    R3, =f
sub    R1, R2, R3
str    R1, =d
```

```
ldr    R2, =a
ldr    R3, =b
add    R1, R2, R3
str    R1, =a
ldr    R5, =e
ldr    R6, =f
sub    R4, R5, R6
str    R4, =d
```

```
ldr    R2, =a
ldr    R3, =b
ldr    R5, =e
add    R1, R2, R3
ldr    R6, =f
str    R1, =a
sub    R4, R5, R6
str    R4, =d
```

Draw the timing diagram check, if stalls are required?

Control Hazards



THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135