



Microprocessor & Computer Architecture (μ pCA)

UE19CS252

Dr. D. C. Kiran

Department of
Computer Science and Engineering

Microprocessor & Computer Architecture (μ pCA)

Instruction Encoding

Dr. D. C. Kiran

Department of Computer Science and Engineering

Microprocessor & Computer Architecture (μpCA)


Syllabus



Unit 1: Basic Processor Architecture and Design


- ~~Microprocessor Overview~~
- ~~CISC VS RISC~~
- ~~Introduction to ARM Processor & Applications~~
- ~~ARM Architecture Overview~~
- ~~Different ARM processor Modes~~
- ~~Register Bank~~
- ~~ARM Program structure~~
- ~~ARM Instruction Format~~
- ~~ARM INSTRUCTION SET~~
- **Instruction Encoding**
 - ✓ ~~Instruction Layout~~
 - ✓ ~~Data Processing Instruction~~
 - ✓ **Branch Instruction**
 - ✓ **Data Transfer Instruction**
 - ✓ **Multiplication Instruction**

Microprocessor & Computer Architecture (μpCA)



Microprocessor & Computer Architecture (μpCA)

BRANCH INSTRUCTIONS




Ex 1: B LOOP

Ex 2: BL SUBROUTINE

Microprocessor & Computer Architecture (μpCA)

MULTIPLICATION INSTRUCTIONS




Ex 1: MUL R0, R1, R2

Ex 2: MLA R0, R1, R2, R3

Microprocessor & Computer Architecture (μpCA)

MULTIPLICATION INSTRUCTIONS




Ex 3: SMULL R0, R1, R2, R3

Ex 4: UMLAL R0, R1, R2, R3

Microprocessor & Computer Architecture (μpCA)

Data Transfer Instruction




Microprocessor & Computer Architecture (μpCA)

Data Transfer Instruction: STR



■ Ex:



STR R0, [R1]


1110 01 0 0 1 0 1 0 0001 0000 0000000000000000

1110 01 I P U B W L 0001 0000 0000000000000000

E4B10000

Microprocessor & Computer Architecture (μpCA)

Data Transfer Instruction: LDR



■ Ex:

LDR R0, [R1], R2

1110 01 1 0 1 0 1 1 0001 0000 00000000 0010


1110 01 I P U B W L 0001 0000 00000000 0010

1110 0110 1011 0001 0000 0000 0000 0010

E6B10002

Microprocessor & Computer Architecture (μpCA)

Block Transfer Instruction



Ex 1: LDMIA R13! , { R0, R5 - R8, R11}

Ex 2: STMIA R13! , { R8, R4- R6, R12}


Microprocessor & Computer Architecture (μpCA)

Block Transfer Instruction: Addressing Mode

Name	Stack	Other	L bit	P bit	U bit
pre-increment load	LDMED	LDMIB	1	1	1
post-increment load	LDMFD	LDMIA	1	0	1
pre-decrement load	LDMEA	LDMDB	1	1	0
post-decrement load	LDMFA	LDMDA	1	0	0
pre-increment store	STMFA	STMIB	0	1	1
post-increment store	STMEA	STMIA	0	0	1
pre-decrement store	STMFD	STMDB	0	1	0
post-decrement store	STMED	STMDA	0	0	0

Microprocessor & Computer Architecture (μpCA)

Block Transfer Instruction: LDM




- **LDMIA R13! , { R0, R5 - R8, R11}**

1110 100 **0** **1** **0** **1** **1** 1101 0000 **1** 00**1** **1** **1** **1** 0000**1**
1110 100 **P** **U** **S** **W** **L** 1101 0000 **R₁₁** 00**R₈****R₇****R₆****R₅** 0000**R₀**
E8BD09E1

Microprocessor & Computer Architecture (μpCA)

Block Transfer Instruction: STM




- STMIB R13! , { R8, R4- R6, R12}

1110 100 1 00 10 1101 00010 00101110000
1110 100 P U S W L 1101 000R₁₂0 00R₈ 0R₆R₅R₄ 0000
E92D1170

Microprocessor & Computer Architecture (μpCA)

SWAP



Unit 2

Pipeline Processor



THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135