

UE19CS252

Dr. D. C. Kiran

Department of Computer Science and Engineering



Unit 5: Advanced Architecture

Dr. D. C. Kiran

Department of Computer Science and Engineering

Syllabus

Unit 1: Basic Processor Architecture and Design

Unit 2: Pipelined Processor and Design

Unit 3: Memory

Unit 4: Input/Output Device Design

Unit 5: Advanced Architecture

Need for High Performance Computing

Classification of Parallel Architectures

Parallel Architectures



View of Parallel Computing



Single program running on multiple computer


V/S


Multiple program running on multiple computer

View of Parallel Computing



SPMD MPMD





Architectural Innovations for Improved Performance



Computer performance grew by a factor of about 10000 between 1980 and 2000

- Due to Faster Technology
- Due to Better Architecture

	Architectural method	Improvement facto	<u>r</u>
Ф Ф Ф	 1. Pipelining (and superpip 	• ,	l
spo	2. Cache memory, 2-3 leve	els $2-5 imes 1$	
	3. RISC and related ideas	2-3 v	
Established methods	4. Multiple instruction issue	e (superscalar) 2-3 v	1
Ш	5. ISA extensions (e.g., for	multimedia) 1-3 v	
(0	6. Multithreading (super-, h	nyper-) 2-5 ?	
der ods	7. Speculation and value p	rediction 2-3?	
Newer methods	8. Hardware acceleration	2-10 ?	
	9. Vector and array proces	sing 2-10?	
	10. Parallel/distributed com	outing 2-1000s?	




Thread Level

Multi-threading vs Hyper-threading or Simultaneous Multi-threading.

Instruction Level


- Pipelining
- Super Pipelining
- Super Scalar
- Vector & Array Processing
- VLIW
- EPIC
- Parallel Computing vs Multicore Computing

Single thread can run at any given time






Single thread can run at any given time





Multi-Threading






Hyper-Thread or Simultaneous Multithreading?


Reference : Click Here

SMT Processor: Both Threads Run's Concurrently







But: Can't simultaneously use the same functional unit





Multi-core: Treads can run on separate cores









SMT Dual-core: all four threads can run concurrently









Instruction Level Parallelism

Scalar

1	2	3	4	5	6	7	8	9	10



Pipelining

PES UNIVERSITY ONLINE

Pipelining: Several instructions are simultaneously at different stages of their execution

1	2	3	4	5	6	7	8	9	10

Think of Executing following loop for(i=1;i<=6;i++) Out=i+i;

Super-Scalar



Superscalar: several instructions are simultaneously at the same stages of their execution

CPU can execute more than one Instructions per clock cycle
A Super-Scalar architecture includes parallel execution units which can execute instruction Simultaneously.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
The tree														
Inir	Think of Executing following loop													
	for(i=1;i<=6;i++) Out=i+i;													
	Out-i+i,													


Super Pipelining




1	2	3	4	5	6	7	8	9	10

Think of Executing following loop








VLIW: Very Long Instruction Word

Multiple Independent Instructions are packed together by the Compiler









VLIW vs Superscalar





Dynamic Scheduling Complex Hardware



Static Scheduling Simpler Hardware Compiler is used to

- Identify Independent Instruction
- Bundle the instructions



Draw Back of VLIW

If compiler cannot find the independent instructions to for Long Instructions

- Need to Recompile the code
- Need to insert NOP's

EPIC: Explicit Parallel Instruction Computer

- Improvement to VLIW to reduce NOP's
- Uses Speculative Loading & Predictions.
- Originally Developed by HP and Intel.

Reference: Click Here



References

Multithreading- Hyper threading: Click Here

Superscalar Processing: Click Here

Click Here

VLIW & EPIC: Click Here

Click Here





THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135