

UE19CS252

Dr. D. C. Kiran

Department of Computer Science and Engineering



Pipeline Processor: Control Hazard

Dr. D. C. Kiran

Department of Computer Science and Engineering

Syllabus

Unit 1: Basic Processor Architecture and Design

Unit 2: Pipelined Processor and Design

- 3-Stage ARM Processor
- 5-Stage Pipeline Processor
- Introduction to Pipeline Processor
- What May Go Wrong?
- Introduction to Hazards, Stalls,
- Structural Hazards
- Data Hazard
- RAW, WAR, WAW Hazards
- Attacking Data Hazard
- Software Approach
- Hardware Approach
- Control Hazards






Text 1: "Computer Organization and Design", Patterson, Hennessey, 5th Edition, Morgan Kaufmann, 2014.

Reference 1: "Computer Architecture: A Quantitative Approach", Hennessey, Patterson, 5th Edition, Morgan Kaufmann, 2011.

Pipelining: Basic and Intermediate Concepts Appendix C Introduction C-2 The Major Hurdle of Pipelining—Pipeline Hazards C-11 How Is Pipelining Implemented? C-30 **C.4** What Makes Pipelining Hard to Implement? C-43 Extending the MIPS Pipeline to Handle Multicycle Operations C-51 Putting It All Together: The MIPS R4000 Pipeline C-61 Crosscutting Issues C-70 C.8 Fallacies and Pitfalls C-80 Concluding Remarks C-81 **C.10** Historical Perspective and References C-81 Updated Exercises by Diana Franklin C-82


Control Hazards

- When the flow of instruction addresses is not sequential (i.e., PC = PC + 4); incurred by change of flow instructions
 - Conditional branches (beg, bne)
 - Unconditional branches (b, bal)
 - Exceptions
- Undesirable instructions get into the pipeline even before branch instruction is fetched, if branch is taken (Compare and Change PC in EX Stage)





Control Hazard on Branches: Three Stage Stall








All branches waste 2 cycles irrespective of whether branch is taken or not. Wasteful..


Better way???

Reduce stall cycles

Guess or Predict



Control Hazard on Branches






Control Hazard on Branches

Can I Reduce the Stalls by
Computing Result of Branch Early.
Update the PC Early.


10: beq r1, r3, 36



18: or r6,r1,r7


22: add r8, r1, r9

36: xor r10, r1, r11





Reduce Stall Cycles?






- By moving updating of PC from EX to ID???
- Branch Delay = 1 cycle

Reduce Stall Cycles





- By moving updating of PC from EX to ID???
- Branch Delay = 1 cycle

• Can we reduce it further by moving the updating of PC from ID to IF???

Example

Assume the following instruction mix:

Type	Frequency	
Arith/Logic	40%	
Load	30%	of which 25% are followed immediately by an instruction using the loaded value
Store	10%	
branch	20%	of which 45% are taken

- What is the resulting CPI for the pipelined processor with forwarding and branch address calculation in ID stage?
- CPI = Ideal CPI + Pipeline stall clock cycles per instruction

 = 1 + stalls by loads + stalls by branches

 = 1 + .3x.25x1 + .2 x .45x1

 = 1 + .075 + .09

 = 1.165




Delayed Branching

- Similar to insert no-ops
- Compiler inserts....??
- Used to eliminate branch stalls
- Instruction after branch is known as delay slot
- Instruction in delay slot is always executed
- Fill the slots with useful instructions



Control Hazard on Branches: Delay Slot






Identify the Instruction which can be executed out of order fashion i.e will not change the meaning of the program or not violate register write

48: and r3, r1, r4

Control Hazard on Branches: Delay Slot

36: xor r10,r1,r11





Identify the Instruction which can be executed out of order fashion i.e will not change the meaning of the program or not violate register write

A: Filling the delay slot Before Branch

```
MUL R3, R4, R5

SUB R2, R1, R0

ADD R1, R2, R2

BEQZ R1, R7, there

ADD R1, R4, R7
```

there:

there:

SUB R2, R1, R0
ADD R1, R2, R2
BEQZ R1, R7, there
MUL R3, R4, R5
ADD R1, R4, R7

➤ Delay Slot

- In case, the compiler is not able to find suitable instruction, then
- MUL R3, R4, R5
 SUB R2, R1, R0
 ADD R1, R2, R2
 BEQZ R1, R7, there

NOP

ADD R1, R4, R7

there:



B: Filling the delay slot From Branch Target



```
SUB
         R2, R1, R0
                                             Delay Slot
   ADD
         R1, R2, R2
   BEQZ
         R1, R7, there
                                             SUB R2, R1, R0
         R1, R4, R7
   ADD
                                             ADD R1, R2, R2
    Branch Not Taken Part
                                             BEQZ R1, R7, there
                                             MUL R3, R4, R5
there: MUL R3, R4, R5
                                             ADD R1, R4, R7
    Branch Taken Part
                                          there:
```

- Useful when it is predicted, 80 % Branch Taken & 20% Not Taken
- It should ensure no Register write violation in the Not Taken part of the instructions
- If Branch is not taken, then FLUSH i.e Waste of Cycle time

C: Filling the delay slot From Fall through



```
SUB
       R2, R1, R0
                                           Delay Slot
  ADD
       R1, R2, R2
       R1, R7, there
  BEQZ
   MUL R3, R4, R5
                                           SUB R2, R1, R0
       R1, R4, R7
  ADD
                                           ADD R1, R2, R2
  Branch Not Taken Part
                                            BEQZ R1, R7, there
                                           MUL R3, R4, R5
there:
                                           ADD R1, R4, R7
   Branch Taken Part
                                        there:
```

- Useful when it is predicted, 80 % Branch Not Taken & 20% Taken
- It should ensure no Register write violation in the Not Taken part of the instructions
- If Branch is not taken, then FLUSH i.e Waste of Cycle time

Next Session



Branch Prediction



THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135