



# Microprocessor & Computer Architecture ( $\mu$ pCA)

UE19CS252

---

**Dr. D. C. Kiran**

Department of  
Computer Science and Engineering

# Microprocessor & Computer Architecture ( $\mu$ pCA)

---

## Introduction to Microprocessor

**Dr. D. C. Kiran**

Department of Computer Science and Engineering

# Microprocessor & Computer Architecture (μpCA)

## Syllabus

---



### **Unit 1: Basic Processor Architecture and Design**

- What is Microprocessor
- Why Study Microprocessor
- Evolution of Microprocessor
- Classification of Processor: CISC vs RISC

### **Unit 2: Pipelined Processor and Design**

### **Unit 3: Memory Design**

### **Unit 4: Input/Output Device Design**

### **Unit 5: Advanced Architecture**

# Microprocessor & Computer Architecture (μpCA)

## Microprocessor, Who am I?

- Single Chip Implementation of CPU.
- Multipurpose Programmable Devices.
- CPU is essentially a microprocessor, not all microprocessors are CPUs.

### Specialized microprocessors

- GPU (Graphical Processing Unit)
- NPU (Neural Processing Unit)
- TPU (Tensor Processing Unit)
- Is Multicore processor a microprocessor?
- Intel 4004 was the 1<sup>st</sup> Microprocessor



# Microprocessor & Computer Architecture ( $\mu$ pCA)

## Microprocessor, Where am I?

---





# Microprocessor & Computer Architecture ( $\mu$ pCA)

## Microprocessor, Where am I?

---



# Microprocessor & Computer Architecture (μpCA)

## Microprocessor - Evolution

<b>4004</b>	<b>Nov. 15,1971</b>
<b>8008</b>	April 1972
<b>8080</b>	April 1974
<b>8085</b>	March 1976
<b>8086</b>	June 8, 1978
<b>8088</b>	June 1979
<b>80286</b>	Feb. 1982
<b>i80386</b>	1985 - 1990
<b>i80486</b>	1989 - 1992
<b>Intel Pentium</b>	1993 - 1999
<b>Intel Pentium MMX</b>	1996 - 1999
<b>Intel Atom</b>	2008 - 2009 (as Centrino Atom), 2008–present (as Atom)
<b>Intel Celeron</b>	1998–present
<b>Intel Pentium Pro</b>	1995 - 1998
<b>Intel Pentium II</b>	1997 - 1999
<b>Intel Pentium III</b>	1999 - 2003
<b>Intel Xeon</b>	1998–present
<b>Pentium 4</b>	2000 - 2008
<b>Pentium 4</b>	2000 - 2008
<b>Pentium M</b>	2003 - 2008
<b>Pentium D/EE</b>	2005 - 2008

# Microprocessor & Computer Architecture (μpCA)

## Microprocessor - Evolution

---



Intel Pentium Dual-Core	2006 - 2009
Intel Pentium (2009)	2009–present
Intel Core	2006 - 2008
Intel Core 2	2006 - 2011
Intel Core i3	2010–present
Intel Core i5	2009–present
Intel Core i7	2008–present
Intel Core i7 (Extreme Edition)	2011–present
Intel Core i9	2018–present
Intel Core i9 (Extreme Edition)	Q3 2017–present




# Microprocessor & Computer Architecture ( $\mu$ pCA)

## Why Study Microprocessor ?

---

- Everywhere we have devices which are controlled by “Microprocessor” or “Microcontroller”



# Microprocessor & Computer Architecture (μpCA)


## Classification of Microprocessors

CISC: Complex Instruction Set Computer

RISC: Reduced Instruction Set Computer



**CISC**



**RISC**



**Special  
Purpose**



## How to Classify Microprocessors?

---

Three basic characteristics differentiate microprocessors:

- Instruction set**: The set of instructions that the microprocessor can execute.
- Bandwidth** : The number of bits processed in a single instruction.
- Clock Speed** : How many instructions per second the processor can execute.

Given in megahertz (MHz),

# Microprocessor & Computer Architecture (μpCA)

## Instruction Set Architecture (ISA)

---



- The complete collection of instructions that are understood by a CPU

**Example:** Data Movement, Data Processing, Branch Instruction.....etc

- Designers decide the ISA for respective Microprocessor.
- It is responsibility of Compiler to generate correct and Optimized code for respective Microprocessor.
- Main criteria to classify CISC & RISC Processor

Consider the program fragments:  $a = b \times c$  ;  $b = 10$  and  $c = 5$

To Execute the Program

Load **b** from Memory

Load **c** from Memory

Add **b** and **c**

Store the result **a** back in Memory

# Microprocessor & Computer Architecture (μpCA)

## CISC: Complex Instruction Set Computer

---



- CISC processors were evolved in the 1970s.
- During this period, the computer memory used to be 'small' and 'very expensive'.
- Philosophy of CISC processors is to simplify the code and make it **shorter** in order to reduce the memory requirement.
- In a CISC processor, a single instruction has 'several low-level operations. This makes the CISC instructions short but 'complex'.

# Microprocessor & Computer Architecture (μpCA)

## CISC: Complex Instruction Set Computer

- Consider the program fragments:  $a = b \times c$  ;  $b = 10$  and  $c = 5$

### CISC

#### Program 1

```
mul bx, ax
```

Mul instruction will fetch 5 and 10 from memory, multiply 5 and 10 and store it in the memory location.

#### Program 2

```
mov ax, 10  
mov bx, 5  
mul bx, ax
```

Mul instruction will multiply 5 and 10 and store it in the memory location.



# Microprocessor & Computer Architecture (μpCA)

## RISC: Reduced Instruction Set Computer

---



- Idea of RISC processors was originated in the 1974 and Implemented in 1980's.
- Philosophy of RISC processors is to simplify operation of Individual Instruction.
- Separate Instruction for Load and Store (Data Movement)
- ***Number of lines of code*** in the program ***increases*** but Amount of work done by individual instruction is ***REDUCED***.

# Microprocessor & Computer Architecture (μpCA)

## RISC: Reduced Instruction Set Computer

---

- Consider the program fragments:  $a = b \times c$  ;  $b = 10$  and  $c = 5$

**RISC**

```
mov ax, 0
mov bx, 10
mov cx, 5
Begin add ax, bx
      loop Begin
```

# Microprocessor & Computer Architecture (μpCA)

## RISC vs CISC

- Consider the program fragments:

**CISC**

```
mov ax, 10  
mov bx, 5  
mul bx, ax
```

**RISC**

```
mov ax, 0  
mov bx, 10  
mov cx, 5  
Begin add ax, bx  
loop Begin
```

The total clock cycles for the CISC version might be:

$$(2 \text{ movs} \times 1 \text{ cycle}) + (1 \text{ mul} \times 30 \text{ cycles}) = 32 \text{ cycles}$$

While the clock cycles for the RISC version is:

$$(3 \text{ movs} \times 1 \text{ cycle}) + (5 \text{ adds} \times 1 \text{ cycle}) + (5 \text{ loops} \times 1 \text{ cycle}) = 13 \text{ cycles}$$

With RISC clock cycle being shorter, RISC gives us much faster execution speeds.

# Microprocessor & Computer Architecture (μpCA)

## RISC vs CISC

### RISC

- Simple instructions, few in number.
- Fixed length instructions.
- Multiple register sets.
- Three operands per instruction.
- Parameter passing through register windows.
- Single-cycle instructions.
- Hardwired control.
- Highly pipelined.
- Complexity in compiler.
- Only **LOAD/STORE** instructions access memory.
- Few addressing modes.

### CISC

- Many complex instructions.
- Variable length instructions.
- Single register set.
- One or two register operands per instruction.
- Parameter passing through memory.
- Multiple cycle instructions.
- Microprogrammed control.
- Less pipelined.
- Many instructions can access memory.
- Many addressing modes.

# Microprocessor & Computer Architecture (μpCA)

## RISC Vs CISC Machines Today


---

- With the rise of embedded systems and mobile computing, the terms RISC and CISC have lost their significance
- Both architectures almost seem to have **adopted** the strategies of the other.
- Some RISC systems provide more extravagant instruction sets than some CISC systems.
- CISC chips are now able to execute more than one instruction within a single clock, including Pipelining.
- The RISC Vs CISC debate started when chip-area and processor design complexity were issues – now energy and power are the issues.
- The two top competitors today are ARM and Intel – Intel focuses on performance and ARM focuses on efficiency (*British company – Advanced RISC Machine*)




# Microprocessor & Computer Architecture ( $\mu$ pCA)

Next Class: Our Choice-> ARM



Mostly on----->





**THANK YOU**

---

**Dr. D. C. Kiran**

Department of Computer Science and Engineering

**dckiran@pes.edu**

9829935135