



Microprocessor & Computer Architecture (μ pCA)

UE19CS252

Dr. D. C. Kiran

Department of
Computer Science and Engineering

Microprocessor & Computer Architecture (μ pCA)

Pipeline Processor: Branch Prediction 2

Dr. D. C. Kiran

Department of Computer Science and Engineering

Microprocessor & Computer Architecture (μpCA)

Syllabus



~~Unit 1: Basic Processor Architecture and Design~~

Unit 2: Pipelined Processor and Design

- ~~• 3-Stage ARM Processor~~
- ~~• 5-Stage Pipeline Processor~~
- ~~• Introduction to Pipeline Processor~~
- ~~• What May Go Wrong?~~
- ~~• Introduction to Hazards, Stalls,~~
- ~~• Structural Hazards~~
- ~~• Data Hazard~~
 - ~~— RAW, WAR, WAW Hazards~~
- ~~• Attacking Data Hazard~~
 - ~~— Software Approach vs hardware Approach~~
- ~~• Control Hazards~~
- ~~• Branch History Table~~
- ~~• 1 bit Branch Prediction~~
- 2 bit Branch Prediction

Microprocessor & Computer Architecture (μpCA)



Text 1: “Computer Organization and Design”, Patterson, Hennessey, 5th Edition, Morgan Kaufmann, 2014.

Reference 1:“Computer Architecture: A Quantitative Approach”, Hennessey, Patterson, 5th Edition, Morgan Kaufmann, 2011.

Appendix C	Pipelining: Basic and Intermediate Concepts	
C.1	Introduction	C-2
C.2	The Major Hurdle of Pipelining—Pipeline Hazards	C-11
C.3	How Is Pipelining Implemented?	C-30
C.4	What Makes Pipelining Hard to Implement?	C-43
C.5	Extending the MIPS Pipeline to Handle Multicycle Operations	C-51
C.6	Putting It All Together: The MIPS R4000 Pipeline	C-61
C.7	Crosscutting Issues	C-70
C.8	Fallacies and Pitfalls	C-80
C.9	Concluding Remarks	C-81
C.10	Historical Perspective and References	C-81
	Updated Exercises by Diana Franklin	C-82

What is the problem with 1-Bit predictor

- **Aliasing Problem**

- branches with same lower order bits will reference the same entry, causing mutual prediction

- **Shortcomings with loops**

- Always mispredict twice for every loop
 - Mispredict upon exiting a loop, since this is a surprise
 - If we repeat the loop, we'll miss again since we'll predict, branch not taken

What is the problem with 1-Bit predictor

```
for(i=0 ; i < m ; i++)  
  for(j=0; j<n ; j++)  
    begin S1; S2; ...; Sk end;
```

		1-bit	
i	j	Pred	Outc
0	0	NT	T
0	1	T	T
0	n	T	NT
1	0	NT	T
1	1	T	T

If $m = 100$ & $n = 10$

2 miss prediction per Iteration


$2 \times m$ miss predictions for iterations

$2 \times 100 = 200$ miss predictions

8 x n Correct Predictions (Single Iteration)


$8 \times 10 \times 100 = 8000$ Correct Predictions for nxm iterations

Accuracy of Correct Predictions = $8000/100 = 80\%$



Two-bit Predictor

Think Twice Before Mis predicting




00: Strong Not Taken
01: Weak Not Taken
10: Weak Taken
11: Strong Taken

1st bit is prediction bit.
2nd bit is conviction bit (How much sure that the prediction is correct)


```

for(i=0 ; i < m ; i++)
  for(j=0; j<n ; j++)
    begin S1; S2; ...; Sk end;
  
```

		1-bit		2-bit		
i	j	Pred	Outc	State	Pred	Outc
0	0	NT	T	wNT	NT	T
0	1	T	T	sT	T	T
0	n	T	NT	sT	T	NT
1	0	NT	T	wT	T	T
1	1	T	T	sT	T	T



$m + 1$ misspredictions




```

for(i=0 ; i < m ; i++)
  for(j=0; j<n ; j++)
    begin S1; S2; ...; Sk end;


```

$m + 1$ misspredictions

		1-bit		2-bit		
i	j	Pred	Outc	State	Pred	Outc
0	0	NT	T	wNT	NT	T
0	1	T	T	sT	T	T
0	n	T	NT	sT	T	NT
1	0	NT	T	wT	T	T
1	1	T	T	sT	T	T


If $m = 100$ & $n = 10$
 1 miss prediction per Iteration
 1 + m miss predictions for iterations
 1+100= 101 miss predictions
9 x n Correct Predictions (Single Iteration)
 9x10x100= 9000 Correct Predictions for nxm iterations

Accuracy of Correct Predictions = $9000/101 \approx 90\%$



Microprocessor & Computer Architecture (μpCA)

Two -bit Predictor: Initial state: 01



- 00: Strong Not Taken
- 01: Weak Not Taken
- 10: Weak Taken
- 11: Strong Taken

Consider a program with two branch statement with the following behavior


T T NT T NTT T T NT T T T T NT T T T T NT 6 miss predictions

How many Miss Prediction?

01	11	11	10	11	10	11	11	11	10	11	11	11	11	11	10	11	11	11	11	10
T	T	NT	T	NT	T	T	T	NT	T	T	T	T	T	NT	T	T	T	T	NT	
X	✓	X	✓	X	✓	✓	✓	X	✓	✓	✓	✓	✓	X	✓	✓	✓	✓	X	

Microprocessor & Computer Architecture (μpCA)

Two-bit Predictor: Initial state: 11



00: Strong Not Taken
01: Weak Not Taken
10: Weak Taken
11: Strong Taken

Consider a program with two branch statement with the following behavior

T T NT T NT T T NT T T T T NT T T T T NT


5 miss predictions

How many Miss Prediction?

11	11	11	10	11	10	11	11	11	10	11	11	11	11	11	10	11	11	11	11	10
T	T	NT	T	NT	T	T	T	NT	T	T	T	T	T	NT	T	T	T	T	NT	
✓	✓	X	✓	X	✓	✓	✓	X	✓	✓	✓	✓	✓	X	✓	✓	✓	✓	X	

Microprocessor & Computer Architecture (μpCA)

Two-bit Predictor: Initial state: 10



00: Strong Not Taken
01: Weak Not Taken
10: Weak Taken
11: Strong Taken

Consider a program with two branch statement with the following behavior

T T NT T NT T T NT T T T T NT T T T T NT


5 miss predictions

How many Miss Prediction?

10	11	11	10	11	10	11	11	11	10	11	11	11	11	11	10	11	11	11	11	10
T	T	NT	T	NT	T	T	T	NT	T	T	T	T	T	NT	T	T	T	T	NT	
✓	✓	X	✓	X	✓	✓	✓	X	✓	✓	✓	✓	✓	X	✓	✓	✓	✓	X	

Microprocessor & Computer Architecture (μpCA)

Two -bit Predictor: Initial state → 00



00: Strong Not Taken
01: Weak Not Taken
10: Weak Taken
11: Strong Taken

Consider a program with two branch statement with the following behavior

T T NT T NTT T NT T T T T NT T T T T NT

7 miss predictions

How many Miss Prediction?

00	01	11	10	11	10	11	11	11	10	11	11	11	11	11	11	10	11	11	11	11	10
T	T	NT	T	NT	T	T	T	NT	T	T	T	T	T	NT	T	T	T	T	NT		
X	X	X	✓	X	✓	✓	✓	X	✓	✓	✓	✓	✓	X	✓	✓	✓	✓	X		

Think About It

Which predictor is best suitable if the following is the likely outcome of branch instruction? Suggest the suitable initial state

T NT T NT T NT T NT T TN

T T T T T T T T T T T T T T T

NT NT NT NT NT NT NT NT NT

Performance Analysis



THANK YOU

Dr. D. C. Kiran

Department of Computer Science and Engineering

dckiran@pes.edu

9829935135