

Memory Management - 5

Nitin V Pujari Faculty, Computer Science Dean - IQAC, PES University

Course Syllabus - Unit 3



UNIT 3: Memory Management

Main Memory: Hardware and control structures, OS support, Address translation, Swapping, Memory Allocation (Partitioning, relocation), Fragmentation, Segmentation, Paging, TLBs context switches. Virtual Memory – Demand Paging, Copy-on-Write, Page replacement policy – LRU (in comparison with FIFO & Optimal), Thrashing, design alternatives – inverted page tables, bigger pages. Case Study: Linux/Windows Memory.

Course Outline - Unit 3





Topic Outline

PES UNIVERSITY ON LINE

- Non Contiguous memory allocation
- Paging
- Address Translation Scheme
- Paging Hardware
- Paging model of Logical and Physical Memory
- Paging Example
- Free Frames

Topic Outline

PES UNIVERSITY ON LINE

- Implementation of Page Table
- Associative Memory
- Table Lookaside Buffer
- Effective Access Time
- Memory Protection
- Valid Invalid Bit
- Shared Pages
- Shared Pages Example

Non - Contiguous Memory Allocation

PES

- Non-contiguous memory allocation is a memory allocation technique.
- It allows to store parts of a single process in a non-contiguous fashion.
- Thus, different parts of the same process can be stored at different places in the main memory.



6 of 32

Non - Contiguous Memory Allocation



 Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available

Avoids external fragmentation

 Avoids problem of varying sized memory chunks

Paging

PES UNIVERSITY ONLINE

- Divide physical memory into fixed-sized blocks called Frames
 - Size is power of 2, between 512 bytes and 16 Mbytes
 - Divide logical memory into blocks of same size AS THAT OF PAGE FRAMES called Pages
 - Keep track of all free frames
 - To run a program of size N pages, need to find N free frames and load program
 - Set up a page table to translate logical to physical addresses
 - Backing store likewise split into pages

Address Translation Scheme




- Address generated by CPU is divided into:
 - Page number (p) => used as an index into a page table which contains base address of each page in physical memory, which is nothing but the frame address
 - Page offset (d) => combined with base address to define the physical memory address that is sent to the memory unit


page number	page offset	
р	d	
m -n	n	


For given logical address space 2**m and page size 2**n

Paging Hardware











Paging Model of Logical and Physical Memory






Paging Example








page number	page offset
р	d
m -n	n

For given logical address space 2**m
 and page size 2**n

for n=2 and m=4 Logical address range=> 2 ** 4 = (0..15) Page Size => 2 ** 2 = 4 Pages




Paging Example

Logical Address = log 2 L = 1 bits


page offset = $log_2 P = p bits$





https://www.kernel.org/doc/gorman/htm l/understand/understand006.html

Paging Example



Page Table	
Page Number	Frame Number
0	3
1	1
2	2
3	0

For Logical address	
Logical Address	Page #
1001	2
1100	3
0001	0
0101	1

	0.00000	
o	0001	n
	0010	o
	0011	р
	0100	e
	0101	f
1	0110	g
	0111	h
	1000	- 1
	1001	j
2	1010	k
	1011	
	1100	a
	1101	b
3	1110	с
	1111	d

Physical

Address


0000

Content

Frame#



Paging Example



For Logica	al address	Page	Table
Logical Address	Page #	Page Number	Frame Numbe
1001	2	0	3
1100	3	1	1
0001	0	2	2
0101	1	3	0

Page Table	
Page Number	Frame Number
0	3
1	1
2	2
3	0



Frame#	Address	Content
	0000	m
	0001	n
0	0010	o
	0011	р
	0100	e
1	0101	f
	0110	g
	0111	h
2	1000	i
	1001	j
	1010	k
	1011	- 1
3	1100	а
	1101	b
	1110	С
	1111	d

Physical

Paging: Calculating Internal Fragmentation



- Page size = 2,048 bytes
- Process size = 72,766 bytes
- 35 pages + 1,086 bytes
- Internal fragmentation of 2,048 1,086 = 962 bytes
- Worst case fragmentation = 1 frame 1 byte
- On average fragmentation = 1 / 2 frame size
- So small frame sizes desirable ?
- But each page table entry takes memory to track
- Page sizes growing over time

Paging: Calculating Internal Fragmentation





 Process view and physical memory now very different

 By implementation process can only access its own memory

Free Frame List







Implementation of Page table

- Page table is kept in main memory
- Page-table base register (PTBR) points to the page table
- Page-table length register (PTLR) indicates size of the page table
- In this scheme every data/instruction access requires two memory accesses
- One for the page table and one for the data / instruction
- The two memory access problem can be solved by the use of a special fast-lookup hardware cache called Associative Memory or Translation Lookaside Buffers (TLBs)



Implementation of Page table

PES UNIVERSITY ONLINE

- Some TLBs store Address-Space Identifiers (ASIDs) in each TLB entry that uniquely identifies each process to provide address-space protection for that process
- Otherwise need to flush at every context switch
- TLBs typically small (64 to 1,024 entries)
- On a TLB miss, value is loaded into the TLB for faster access next time
- Replacement policies must be considered
- Some entries can be wired down for permanent fast access

Associative Memory or Translation Lookaside Buffers (TLBs)




Associative memory – parallel search

Frame #	

- Address translation (p, d)
 - If p is in associative register, get frame # out
 - Otherwise get frame # from page table in memory

Paging Hardware with TLB





Effective Access Time



- Associative Lookup = time unit
 - Can be < 10% of memory access time

- Hit ratio = α
- TLB search and access time => ε (Epsilon)

 Hit ratio – percentage of times that a page number is found in the associative registers; ratio related to number of associative registers

Effective Access Time



- Effective Access Time (EAT)
 - EAT = (1 + ε) α + (2 + ε)(1 α)= 2 + ε - α
 - **■** EAT = Found + NotFound (Considering Epsilon)
 - **Found=>** α X 120 ns => 0.8 X 120 => 96 ns
 - Not Found=> $(1-\alpha)$ X 200ns => 0.2 X 200 ns=>40 ns
- Consider α = 80%, ϵ = 20ns for TLB search, 100ns for memory access
 - EAT = 0.80 x 120 + 0.20 x 200 = 136 ns (Considering Epsilon)
- Consider more realistic hit ratio => 99%, ε = 20 ns for TLB search,
 100ns for memory access
 - **■** EAT = 0.99 x 120 + 0.01 x 200 = 119 ns (Considering Epsilon)

Effective Access Time



- Effective Access Time (EAT)
 - EAT = (1 + ε) α + (2 + ε)(1 α)= 2 + ε - α
 - **EAT = Found + NotFound (ignoring Epsilon)**
 - Found=> α X 100ns => 0.8 X 100 => 80ns
 - Not Found=> $(1-\alpha)$ X 200ns => 0.2 X 200 ns=>40ns
- Consider α = 80%, ϵ = 20ns for TLB search, 100ns for memory access
 - **EAT** = $0.80 \times 100 + 0.20 \times 200 = 120$ ns (ignoring Epsilon)
- Consider more realistic hit ratio => 99%, ε = 20ns for TLB search,
 100ns for memory access
 - **EAT** = $0.99 \times 100 + 0.01 \times 200 = 101$ ns (ignoring Epsilon)


Memory Protection

PES UNIVERSITY ONLINE

- Memory protection implemented by associating protection bit with each frame to indicate if read-only or read-write access is allowed
 - Can also add more bits to indicate page execute-only, and so on
- Valid-invalid bit attached to each entry in the page table:
 - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
 - "invalid" indicates that the page is not in the process' logical address space
 - Or use page-table length register (PTLR)
- Any violations result in a trap to the kernel

Valid Invalid Bit in the Page Table





Shared Pages

PES UNIVERSITY ONLINE

Shared code

- One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems)
- Similar to multiple threads sharing the same process space
- Also useful for interprocess communication if sharing of read-write pages is allowed


Private Code and Data

- Each process keeps a separate copy of the code and data
- The pages for the private code and data can appear anywhere in the logical address space

28 of 32

Shared Pages - Example





29 of 32

Topic Uncovered in this Session

PES UNIVERSITY ON LINE

- Non Contiguous memory allocation
- Paging
- Address Translation Scheme
- Paging Hardware
- Paging model of Logical and Physical Memory
- Paging Example
- Free Frames

Topic Uncovered in this Session

PES

- Implementation of Page Table
- Associative Memory
- Table Lookaside Buffer
- Effective Access Time
- Memory Protection
- Valid Invalid Bit
- Shared Pages
- Shared Pages Example



THANK YOU

Nitin V Pujari Faculty, Computer Science Dean - IQAC, PES University

nitin.pujari@pes.edu

For Course Deliverables by the Anchor Faculty click on www.pesuacademy.com