



Indian Institute of Technology
Kharagpur, India

MOSFET Amplifiers LT-SPIICE Expts

Bibhu Datta Sahoo


(Prepared by **Senorita Deb** and **Shruti Konwar**)

Associate Professor

Department of Electronics and Electrical Communication Engineering
Indian Institute of Technology Kharagpur, India



Indian Institute of Technology
Kharagpur, India



Analog Signal Processing, Integrated circuit
Research and Engineering LAB,
Department of E&ECE, IIT Kharagpur



MOSFET as Amplifiers



Three configurations to be studied :

Common Source stage

- With resistive load
- With diode connected load
- With current source load

Common Gate stage

- With resistive load
- With current source load

Common Drain stage

- With resistive bias



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research
and Engineering LAB, Department of E&ECE


2



Common Source with Resistive Load



.include C:\Program Files\LTC\LTspiceXVII\lib\sym\CMOS_65_pm.txt



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

3



Common Source with Resistive Load




Points to remember to achieve proper MOSFET Sizing :

- We need to ensure that $V_{DS} > V_{GS} - V_{th}$ so that amplification of the input signal can take place
- Increase in g_m will lead to increase in gain as $A_v = -g_m R_{out}$

$$g_m = \left(\frac{\Delta I_D}{\Delta V_{GS}} \right)_{V_{DS}=\text{constant}} = \frac{\mu_n C_{ox} W}{L} (V_{GS} - V_{TH}) = \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D} = \frac{2 I_D}{V_{GS} - V_{TH}}$$

$$A_v = -\sqrt{2 \frac{\mu_n C_{ox} W}{L} I_D} \times \frac{V_{RD}}{I_D} = -\sqrt{2 \frac{\mu_n C_{ox} W}{L}} \times \frac{V_{RD}}{\sqrt{I_D}}$$

- A_v can be increased by increasing W/L or V_{RD} or decreasing I_D by keeping other parameters constant.



$$V_{out} = V_{DD} - R_D \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_{TH})^2$$

$$I_D = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_{TH})^2$$

• **Trade offs :**

- Larger device size leads to greater device capacitances thus increases time constant.
- Higher V_{RD} limits signal swing at the output



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

4



Common Source with Resistive Load



Device capacitances at high frequencies

The output node will suffer from higher time constant $R_{out} \cdot C$ at high frequencies when the device capacitances are more prominent $C_{GS}, C_{GD}, C_{SB}, C_{DB}, C_{DS}$. The device capacitances are C_{GS}, C_{GD} . At high frequencies, C_{DS} are more prominent in saturation region. But the output node is affected by as the device sizes grow bigger i.e. W/L ratio increases.

Higher V_{RD} limits signal swing at the output

$R_D = 1K, V_{DD} = 1.2V, V_{GS} = 0.6, I_D = 0.5mA$, then

$V_{outdc} = 1.2 - 0.5 = 0.7V$


$R_D = 10K, V_{DD} = 1.2V, V_{GS} = 0.4, I_D = 0.1mA$, then $V_{outdc} = 1.2 - 1 = 0.2V$

$$A_v = -\sqrt{2 \frac{\mu_n C_{ox} W}{L}} I_D \times \frac{V_{RD}}{I_D} = -\sqrt{2 \frac{\mu_n C_{ox} W}{L}} \times \frac{V_{RD}}{\sqrt{I_D}}$$


$$I_D = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_{TH})^2$$

As W/L increases, I_D will increase and thus the voltage drop across R_D increases thus limiting the output dc voltage to $V_{DD} - V_{RD}$.

For keeping V_{RD} constant, R_D will have to be decreased so that an increase in current doesn't affect output swing but that would mean that the voltage gain is not increasing as g_m goes up but R_{out} goes down.



DC Transfer Characteristics and Transient Analysis Showing Input and Output Signals



Note : The gain is equal to the Slope obtained in last slide





Linearity analysis




1. Considering $f_{sample} = 100\text{KHz}$, $N_{FFT} = 1024$, $N_1 = 11$. Thus,

$$f_{in} = \frac{N_1}{N_{FFT}} f_{sample} = \frac{11}{1024} 100000 = 1074.21875$$

2. Take FFT of the output plot by View \rightarrow FFT
3. No. of datapoints samples in time = 1024
4. Specify a time range : 1ms to 11.24ms
5. Windowing : None

After FFT plot appears, change the x axis to linear. Now, you can see the fundamental component of signal at 1.074k and harmonics at 2.148K, 3.22K etc.



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

7



Clipping of Outputs In Region 1 and 3



$V_{in} = 550\text{mV}$ p-p 1KHz sine wave,
 $R_D = 1\text{K}$

Case-1

$V_{gs} = 0.1\text{V}$

M_1 is OFF since $V_{gs} < V_{th}$

Waveform will get clipped

Swing will occur upwards till V_{DD}

Case-2

$V_{gs} = 1.1\text{V}$, $V_{DS} < V_{gs} - V_{th}$

M_1 is in triode region;

Waveform will get clipped

Swing will occur downwards till $V_{gs} - V_{th}$



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

8



Analog Design Octagon



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

9



Common Source with Diode Connected Load



- PMOS can be used as a diode connected load to avoid body effect that will arise if NMOS is used.
- PMOS is fabricated as N-well such that such PMOS are physically separate from each other (separate from other well) so that you can connect bulk to source to each one of them individually.
- On the other hand, NMOS shares a common substrate, so if you were to connect the source and bulk, you will have to do so for all NMOS.



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE


10



Common Source with Diode Connected Load



.include C:\Program Files\LTC\LTspiceXVII\lib\sym\CMOS_65_pm.txt



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

11



Common Source with Diode Connected Load



- Diode connected load : Drain and gate are connected
M2 is always in saturation


- Since drain current is same,

$$\frac{1}{2}\mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{in} - V_{TH1})^2 = \frac{1}{2}\mu_n C_{ox} \left(\frac{W}{L}\right)_2 (V_{DD} - V_{out} - V_{TH2})^2$$

Solving this, we get $A_v = -\frac{g_{m1}}{g_{m2}} \frac{1}{1+\eta}$

$$A_v = -\frac{g_{m1}}{g_{m2}} \frac{1}{1+\eta}$$

$$A_v = -\sqrt{\frac{(W/L)_1}{(W/L)_2}} \times \frac{1}{1+\eta}$$



Interestingly, gain depends on device size instead of biasing.

Points to remember to achieve proper MOSFET Sizing :

- W1 can be increased and L1 kept in minimum channel length
- W2 can be kept low and L2 increased but that will lead to higher capacitances at output leading to increased time constants



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

12



Common Source with Diode Connected Load




Points to remember to achieve proper MOSFET Sizing :

$$A_v = - \frac{|V_{GS2} - V_{TH2}|}{|V_{GS1} - V_{TH1}|}$$

E.g. To achieve a gain of 5, $W1/L1 = 12.5(W2/L2)$

Thus, $V_{GS2} - V_{TH2} = 5 \times (V_{GS1} - V_{TH1})$

$V_{GS1} - V_{TH1} = 0.1V$ and $V_{TH2} = 0.3V$ then $V_{GS2} = 0.8V$



If M1 is OFF and M2 is ON then also, even with a small overdrive, the output cannot exceed $V_{DD} - |V_{TH}|$. Thus, there is a reduction in output swing.

M1 (W/L)	2u/0.06u
M2 (W/L)	0.8u/0.06u



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

13



DC transfer characteristics and Transient analysis showing input and output



Note : The gain is equal to the Slope obtained in dc curve



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

14



Linearity analysis




1. Considering $f_{sample} = 100\text{KHz}$, $N_{FFT} = 1024$, $N_1 = 11$. Thus,

$$f_{in} = \frac{N_1}{N_{FFT}} f_{sample} = \frac{11}{1024} 100000 = 1074.21875$$

2. Take FFT of the output plot by View → FFT
3. No. of datapoints samples in time = 1024
4. Specify a time range : 1ms to 11.24ms
5. Windowing : None

After FFT plot appears, change the x axis to linear. Now, you can see the fundamental component of signal at 1.074k and harmonics at 2.148K, 3.22K etc.



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

15



Clipping of Outputs In Region 1 and 3



$V_{in} = 550\text{mV}$ p-p 1KHz sine wave,
 $R_D = 1\text{K}$

Case-1

$V_{gs} = 0.1\text{V}$

M1 is OFF since $V_{gs} < V_{th}$

Waveform will get clipped

Swing will occur upwards till VDD

Case-2

$V_{gs} = 1.1\text{V}$, $V_{DS} < V_{gs} - V_{th}$

M1 is in triode region;

Waveform will get clipped

Swing will occur downwards till

$V_{gs} - V_{th}$



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

16



Analog Design Octagon



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

17



Common Source with Diode Connected Load



- PMOS can be used as a diode connected load to avoid body effect that will arise if NMOS is used.
- PMOS is fabricated as N-well such that such PMOS are physically separate from each other (separate from other well) so that you can connect bulk to source to each one of them individually.
- On the other hand, NMOS shares a common substrate, so if you were to connect the source and bulk, you will have to do so for all NMOS.



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE


18



Common Source with Diode Connected Load



.include C:\Program Files\LTC\LTspiceXVII\lib\sym\CMOS_65_pm.txt



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

19



Common Source with Diode Connected Load



- Diode connected load : Drain and gate are connected
M2 is always in saturation


- Since drain current is same,

$$\frac{1}{2}\mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{in} - V_{TH1})^2 = \frac{1}{2}\mu_n C_{ox} \left(\frac{W}{L}\right)_2 (V_{DD} - V_{out} - V_{TH2})^2$$

Solving this, we get $A_v = -\frac{g_{m1}}{g_{m2}} \frac{1}{1+\eta}$

$$A_v = -\frac{g_{m1}}{g_{m2}} \frac{1}{1+\eta}$$

$$A_v = -\sqrt{\frac{(W/L)_1}{(W/L)_2}} \times \frac{1}{1+\eta}$$



Interestingly, gain depends on device size instead of biasing.

Points to remember to achieve proper MOSFET Sizing :

- W1 can be increased and L1 kept in minimum channel length
- W2 can be kept low and L2 increased but that will lead to higher capacitances at output leading to increased time constants



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

20



Common Source with Diode Connected Load




Points to remember to achieve proper MOSFET Sizing :

$$A_v = - \frac{V_{GS2} - V_{TH2}}{V_{GS1} - V_{TH1}}$$

E.g. To achieve a gain of 5, $W1/L1 = 12.5(W2/L2)$

Thus, $V_{GS2} - V_{TH2} = 5 \times (V_{GS1} - V_{TH1})$

$V_{GS1} - V_{TH1} = 0.1V$ and $V_{TH2} = 0.3V$ then $V_{GS2} = 0.8V$



If M1 is OFF and M2 is ON then also, even with a small overdrive, the output cannot exceed $V_{DD} - |V_{TH}|$. Thus, there is a reduction in output swing.

M1 (W/L)	2u/0.06u
M2 (W/L)	0.8u/0.06u



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

21



DC transfer characteristics and Transient analysis showing input and output



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE


22



Common Source with Current Source Load



- For using current source load with a common source amplifier, some modifications need to be done in the design approach.
- It is to be noted that the current source load amplifier needs a feedback circuit from output to bias the MOSFET to be used as the load
- This is needed to properly bias the dc operating point at the output which would otherwise show uncontrolled variation due to nature of the CS amplifier.
- For example, even if V_{in} varies by a small amount, the voltage node V_{out} goes up thereby causing an increase in current from the load and thus amplifying this small variation. This disturbs V_{out} as it may change the region of operation.
- For this we need a feedback from the output to an ideal comparator (voltage controlled voltage source) that will provide the error voltage obtained by comparing $V_{out}(dc)$ with the desired output ($V_{dd}/2$)



N.B. Implemented in 180nm in Cadence



Common Source with Current Source Load



- This error voltage is provided to the gate of another MOSFET (M5) connected at the source terminal of the input device.
- The significance of this MOSFET is that it will regulate the dc current at the output in accordance to its V_{gs} which is equal to the error voltage output of the ideal comparator.
- Further, a Capacitor is used in parallel to this MOSFET to ensure that during small signal operation, the MOSFET gets shorted out, thus having zero contribution during ac operation.
- The frequency response of this circuit is plotted and the effect of the variation of the gain of the comparator (loop gain) is shown.

$$\omega_{z1} = \frac{1}{r_{05}C_0}, \omega_{p1} = \frac{1}{r_{out}C_{function}}, \omega_{p2} = \frac{1}{\frac{1}{g_{m1}}C_0}$$


where $C_{function}$ is contributed by $C_{db1}, C_{dg1}, C_{db2}, C_{dg2}$

- Alternative circuits are also shown in the following slides which employ a large inductor in the feedback loop that will stop the ac signal current to disturb the node voltages, thus ensuring safe operation.
- Please bear in mind that the alternative circuits cannot be employed for practical purposes, although in laboratory ferrite beads can be used to verify the experiment. However, putting them on ICs is not efficient and thus designs using such large inductors are not carried out.





Frequency Response of the output in response to varying loop gain



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo

Analog Signal Processing, Integrated circuit Research
and Engineering LAB, Department of E&ECE


25




Alternative designs for Common Source with Current Source Load



! Large inductor is used to prevent the dc voltages from disturbing the ac small signal node voltages. Inductors act as a short to dc or very low frequency voltages (large value of inductor makes the overall reactance $X_L = 2\pi fL$ low) and open to ac or high frequency voltages. Therefore, these designs are only for simulation purposes so that the budding analog designers can have a feel for it. This cannot be implemented on IC.



Opamp is used to compare the output dc voltage to the desired dc operating point ($V_{DD}/2$) and the gate of M2/M3 are driven accordingly



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo

Analog Signal Processing, Integrated circuit Research
and Engineering LAB, Department of E&ECE

26



Comparison between the three types of configurations



Components	65nm		
	Resistive load	Diode connected load	Current source load
M1	2u/0.06u	2u/0.06u	2u/0.06u
M2	1K	0.8u/0.06u	0.34u/0.06u
Gain	1.83	1.8	2.7



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

27



Common Drain with Resistive Bias



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

28




Common Drain with Resistive Bias



$$V_{out} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH} - V_{out})^2 R_s$$

Consequently, $A_v = \frac{g_m R_s}{1 + (g_m + g_{mb}) R_s}$

- Even if $R_s = \infty$ the voltage gain of source follower is not equal to one (unless body effect is reduced)
- M1 is in saturation for $V_{in} < V_{DD} + V_{TH}$
- I_D depends heavily on V_{in}
- Non linearity exists because **$V_{out} = V_{in} - V_{GS}$**
- Body effect is prominent : As voltage at source V_o increases, source to body voltage, V_{SB} increases and thus V_{th} also increases as a result of body effect.



Source followers shift the dc level of signal by V_{GS} thereby consuming headroom and limiting the voltage swings. It gives high input impedance and moderate output impedance but at the cost of non-linearity and voltage headroom limitation.



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

29



DC Transfer Characteristics and Transient Analysis Showing Input and Output Signals



Note : The output follows the input with same phase with a dc shift



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

30



Common Drain with Current Source Bias



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

31



DC Transfer Characteristics and Transient Analysis Showing Input and Output Signals



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE


32



Common Gate with Resistive Bias



.include C:\Program Files\LTC\LTspiceXVII\lib\sym\CMOS_65_pm.txt



M1 (W/L)	2u/0.06u
RD	1K



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

33



Common Gate with Resistive Bias



$$V_{gate} = 1.2V \quad V_{th} = 0.45$$

V_{in} is varied from 0V to 1.2V

M1 will be in triode region till $V_d < V_{dsat}$

M1 will be OFF once $V_{gs} < V_{th}$


Keeping this in mind, the MOSFET is biased with a dc gate voltage of 1.2V and dc characteristics are obtained.

Now, $V_{GS} = V_{gate} - V_{in}$

For M1 to be in saturation, $V_{DS} > V_{gate} - V_{in} - V_{TH}$

Gain is given by, $A_v = g_m R_D$

.include C:\Program Files\LTC\LTspiceXVII\lib\sym\CMOS_65_pm.txt



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

34



DC Transfer Characteristics and Transient Analysis Showing Input and Output Signals



Note : The output is a gain times input with same phase



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

35