

MOSFET Amplifiers LT-SPICE Expts

Bibhu Datta Sahoo

(Prepared by Senorita Deb and Shruti Konwar)

Associate Professor

Department of Electronics and Electrical Communication Engineering Indian Institute of Technology Kharagpur, India



Indian Institute of Technology Kharagpur, India



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE, IIT Kharagpur



MOSFET as Amplifiers



Three configurations to be studied:


- **□**Common Source stage
- With resistive load
- With diode connected load
- With current source load
- **□**Common Gate stage
 - With resistive load
- With current source load
- **□**Common Drain stage
 - With resistive bias



Common Source with Resistive Load



.include C:\Program Files\LTC\LTspiceXVII\lib\sym\CMOS_65_pm.txt





Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo





Common Source with Resistive Load




Points to remember to achieve proper MOSFET

- We need to ensure that V_{DS}>V_{GS}-V_{th} so that amplification of the input signal can take place
- · Increase in gm will lead to increase in gain as $A_v = -gmRout$

$$g_{m} = \left(\frac{\Delta I_{D}}{\Delta V_{GS}}\right)_{V_{DS} = constant} = \frac{\mu_{n}C_{ox}W}{L}\left(V_{GS} - V_{TH}\right) = \sqrt{2\mu_{n}C_{ox}\frac{W}{L}}I_{D} = \frac{2I_{D}}{V_{GS} - V_{TH}}$$

 $\begin{array}{l} \mathbf{A_v} = -\sqrt{2\frac{\mu_n\mathbf{C_{ox}W}}{L}I_D}\times\frac{\mathbf{V_{R_D}}}{I_D} = -\sqrt{2\frac{\mu_n\mathbf{C_{ox}W}}{L}}\times\frac{\mathbf{V_{R_D}}}{\sqrt{I_D}} \\ \bullet \quad \boldsymbol{A_v} \text{ can be increased by increasing W/L or VRD} \end{array}$ or decreasing ID by keeping other parameters constant.



$$\begin{split} V_{out} &= V_{DD} - R_D \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_{TH})^2 \\ I_D &= \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_{TH})^2 \end{split} \label{eq:vout}$$

- - Larger device size leads to greater device capacitances thus increases time constant.
 - Higher VRD limits signal swing at the output





Common Source with Resistive Load




Device capacitances at high frequencies

The output node will suffer from higher time constant Rout*C at high frequencies when the device capacitances are more prominent $C_{\rm GS}, C_{\rm GD}, C_{\rm SB}, C_{\rm DB}, C_{\rm DS}$ The device capacitances are $C_{\rm GS}, C_{\rm GD}$ At high frequencies, $C_{\rm DS}$ are more prominent in saturation region. But the output node is affected by

as the device sizes grow bigger i.e. W/L ratio increases.

 $\begin{array}{l} \mbox{Higher V_{RD} limits signal swing at the output} \\ R_{\rm p} = 1K, \ V_{\rm pp} = 1.2V, \ V_{\rm gs} = 0.6, \ I_{\rm p} = 0.5 mA, \ then \\ V_{\rm outdc} = 1.2 - 0.5 = 0.7V \\ R_{\rm p} = 10K, \ V_{\rm pp} = 1.2V, \ V_{\rm gs} = 0.4, \ I_{\rm p} = 0.1 mA, \ then \ V_{\rm outdc} = 1.2 - 1 = 0.2V \\ A_{\rm v} = -\sqrt{2 \frac{\mu_{\rm n} C_{\rm ox} W}{L}} I_{\rm D} \times \frac{V_{\rm RD}}{I_{\rm D}} = -\sqrt{2 \frac{\mu_{\rm n} C_{\rm ox} W}{L}} \times \frac{V_{\rm RD}}{\sqrt{I_{\rm D}}} \end{array}$



As W/L increases, I_D will increase and thus the voltage drop across R_D increases thus limiting the output dc voltage to V_{DD} - V_{RD} .

For keeping V_{RD} constant, R_D will have to be decreased so that an increase in current doesn't affect output swing but that would mean that the voltage gain is not increasing as gm goes up but R_{out} goes down.



Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo

 $I_D = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_{TH})^2$


ASD TREE Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

5



DC Transfer Characteristics and Transient Analysis Showing Input and Output Signals





Note: The gain is equal to the Slope obtained in last slide



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo

ASDER HARAGO Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE




Linearity analysis



- 1. Considering $f_{sample} = 100KHz$, $N_{FFT} = 1024$, $N_1 = 11$. Thus, $f_{in} = \frac{N_1}{N_{FFT}} f_{sample} = \frac{11}{1024} 100000 = 1074.21875$
- 2. Take FFT of the output plot by View \rightarrow FFT
- 3. No. of datapoints samples in time = 1024
- 4. Specify a time range: 1ms to 11.24ms
- 5. Windowing: None

After FFT plot appears, change the x axis to linear. Now, you can see the fundamental component of signal at 1.074k and harmonics at 2.148K, 3.22K etc.






Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo

Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE




Clipping of Outputs In Region 1 and 3





V_{in} = 550mV p-p 1KHz sine wave, R_D=1K

Case-1 $V_{gs} = 0.1V$ M₁ is OFF since V_{gs}<V_{th} Waveform will get clipped Swing will occur upwards till V_{DD}








Analog Design Octagon








Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo


Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE



Common Source with Diode Connected Load







- PMOS can be used as a diode connected load to avoid body effect that will arise if NMOS is used.
- PMOS is fabricated as N-well such that such PMOS are physically separate from each other (separate from other well) so that you can connect bulk to source to each one of them individually.
- On the other hand, NMOS shares a common substrate, so if you were to connect the source and bulk, you will have to do so for all NMOS.




ASD Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE Bibhu Datta Sahoo





.include C:\Program Files\LTC\LTspiceXVII\lib\sym\CMOS_65_pm.txt





Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo





Common Source with Diode Connected Load



- · Diode connected load : Drain and gate are connected
 - M2 is always in saturation
- · Since drain current is same,

$$\tfrac{1}{2} \mu_n C_{ox}(\tfrac{W}{L})_1 (V_{in} - V_{TH_1})^2 = \tfrac{1}{2} \mu_n C_{ox}(\tfrac{W}{L})_2 (V_{DD} - V_{out} - V_{TH_2})^2$$

Solving this, we get $egin{aligned} \mathbf{A_v} &= -g_{m1} \frac{1}{g_{m2} + g_{m2}} \\ \mathbf{A_v} &= -\frac{g_{m1}}{g_{m2}} \frac{1}{1 + \eta} \\ \mathbf{A_v} &= -\sqrt{\frac{(W/L)_1}{(W/L)_2}} imes \frac{1}{1 + \eta} \end{aligned}$

$$\mathbf{A_v} = -rac{\mathbf{g_{m1}}}{\mathbf{g_{m2}}}rac{1}{1+\eta}$$

$$\mathbf{A_v} = -\sqrt{\frac{(\mathbf{W/L})_1}{(\mathbf{W/L})_2}} \times \frac{1}{1+n}$$

Interestingly, gain depends on device size instead of biasing.

Points to remember to achieve proper MOSFET Sizing:

- W1 can be increased and L1 kept in minimum channel length
- W2 can be kept low and L2 increased but that will lead to higher capacitances at output leading to increased time constants



Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo








Points to remember to achieve proper MOSFET Sizing:

$$A_v = -\frac{|V_{\rm GS_2} - V_{\rm TH_2}|}{|V_{\rm GS_1} - V_{\rm TH_1}|}$$

E.g. To achieve a gain of 5, W1/L1 = 12.5(W2/L2)

Thus,
$$\begin{split} &V_{GS_2} - V_{TH_2} = 5 \times \left(V_{GS_1} - V_{TH_1}\right) \\ &V_{GS_1} - V_{TH_1} = 0.1V \text{ and} \\ &V_{TH_2} = 0.3V \text{ then} \\ &V_{GS_2} = 0.8V \end{split}$$

If M1 is OFF and M2 is ON then also, even with a small overdrive, the output cannot exceed . $V_{DD}-|V_{TH}|$ Thus, there is a reduction in output swing.




M1 (W/L)	2u/0.06u	
M2 (W/L)	0.8u/0.06u	

Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo



DC transfer characteristics and Transient analysis showing input and output





Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo

Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE






Linearity analysis

- 1. Considering $f_{sample}=100$ KHz, $N_{FFT}=1024$, $N_1=11$. Thus, $f_{in}=\frac{N_1}{N_{FFT}}f_{sample}=\frac{11}{1024}100000=1074.21875$
- 2. Take FFT of the output plot by View \rightarrow FFT
- 3. No. of datapoints samples in time = 1024
- 4. Specify a time range: 1ms to 11.24ms
- 5. Windowing: None


After FFT plot appears, change the x axis to linear. Now, you can see the fundamental component of signal at 1.074k and harmonics at 2.148K, 3.22K etc.











Vin = 550mV p-p 1KHz sine wave, RD=1K

Case-1
Vgs = 0.1V
M1 is OFF since Vgs<Vth
Waveform will get clipped
Swing will occur upwards till VDD

Case-2 Vgs = 1.1V , VDS< Vgs-Vth M1 is in triode region; Waveform will get clipped Swing will occur downwards till Vgs-Vth



Indian Institute Of Technology, Kharagpur, India


Bibhu Datta Sahoo

ASDER Handler Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE



Analog Design Octagon







Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo


Indian Institute Of Technology, Kharagpur, India


Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE



Common Source with Diode Connected Load







- PMOS can be used as a diode connected load to avoid body effect that will arise if NMOS is used.
- PMOS is fabricated as N-well such that such PMOS are physically separate from each other (separate from other well) so that you can connect bulk to source to each one of them individually.
- On the other hand, NMOS shares a common substrate, so if you were to connect the source and bulk, you will have to do so for all NMOS.

Bibhu Datta Sahoo




ASD Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE





.include C:\Program Files\LTC\LTspiceXVII\lib\sym\CMOS_65_pm.txt





Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo



Common Source with Diode Connected Load



- · Diode connected load : Drain and gate are connected M2 is always in saturation
- · Since drain current is same,

$$\frac{1}{2} \mu_n C_{ox}(\frac{W}{L})_1 (V_{in} - V_{TH_1})^2 = \frac{1}{2} \mu_n C_{ox}(\frac{W}{L})_2 (V_{DD} - V_{out} - V_{TH_2})^2$$

Solving this, we get
$$egin{aligned} A_v &= -g_{m1} rac{1}{g_{m2} + g_{m2}} \\ A_v &= -rac{g_{m1}}{g_{m2}} rac{1}{1 + \eta} \\ A_v &= -\sqrt{rac{(W/L)_1}{(W/L)_2}} imes rac{1}{1 + \eta} \end{aligned}$$

$$\mathbf{A_v} = -\sqrt{rac{(\mathrm{W/L})_1}{(\mathrm{W/L})_2}} imes rac{1}{1+\eta}$$

Interestingly, gain depends on device size instead of biasing.

Points to remember to achieve proper MOSFET Sizing:

- W1 can be increased and L1 kept in minimum channel length
- W2 can be kept low and L2 increased but that will lead to higher capacitances at output leading to increased time constants



ASDES Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE






Points to remember to achieve proper MOSFET Sizing:

$$A_v = -\frac{|V_{\rm GS_2} - V_{\rm TH_2}|}{|V_{\rm GS_1} - V_{\rm TH_1}|}$$

E.g. To achieve a gain of 5, W1/L1 = 12.5(W2/L2)

Thus,
$$\begin{split} &V_{GS_2}-V_{TH_2}=5\times \left(V_{GS_1}-V_{TH_1}\right)\\ &V_{GS_1}-V_{TH_1}=0.1V \text{ and} V_{TH_2}=0.3V \text{ then} V_{GS_2}=0.8V \end{split}$$

If M1 is OFF and M2 is ON then also, even with a small overdrive, the output cannot exceed . $V_{DD}-|V_{TH}|$ Thus, there is a reduction in output swing.




M1 (W/L)	2u/0.06u	
M2 (W/L)	0.8u/0.06u	

Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo



DC transfer characteristics and Transient analysis showing input and output







Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo


Analog Signal Processing, integrated circuit Research and Engineering LAB, Department of E&ECE



Common Source with Current Source Load



- For using current source load with a common source amplifier, some modifications need to be done in the design approach.
- It is to be noted that the current source load amplifier needs a feedback circuit from output to bias the MOSFET to be used as the load
- This is needed to properly bias the dc operating point at the output which would otherwise show uncontrolled variation due to nature of the CS amplifier.
- For example, even if Vin varies by a small amount, the voltage node Vout goes up thereby causing an increase in current from the load and thus amplifying this small variation. This disturbs Vout as it may change the region of operation.
- For this we need a feedback from the output to an ideal comparator(voltage controlled voltage source) that will provide the error voltage obtained by comparing Vout(dc) with the desired output(Vdd/2)





Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo



nalog Signal Processing, Integrated circuit Research neering LAB, Department of E&ECE



Common Source with Current Source Load



- This error voltage is provided to the gate of another MOSFET (M5) connected at the source terminal of the input device.
- The significance of this MOSFET is that it will regulate the dc current at the output in accordance to its Vgs which is equal to the error voltage output of the ideal comparator.
- Further, a Capacitor is used in parallel to this MOSFET to ensure that during small signal operation, the MOSFET gets shorted out, thus having zero contribution during ac operation.
- The frequency response of this circuit is plotted and the effect of the variation of the gain of the comparator (loop gain)is shown.

$$\omega_{z_1} = \frac{1}{r_{05}c_0}, \omega_{P_1} = \frac{1}{r_{out}c_{junction}}, \omega_{P_2} = \frac{1}{\frac{1}{g_{m1}}c_0}$$

where $C_{junction}$ is contributed by C_{db1} , C_{dg1} , C_{db2} , C_{dg2}


- Alternative circuits are also shown in the following slides which employ a large inductor in the feedback loop that will stop the ac signal current to disturb the node voltages, thus ensuring safe operation.
- Please bear in mind that the alternative circuits cannot be employed for practical purposes, although in laboratory ferrite beads can be used to verify the experiment. However, putting them on ICs is not efficient and thus designs using such large inductors are not carried out.





Frequency Response of the output in response to varying loop gain







Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo

AS PERELHE

Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE


2 [



Alternative designs for Common Source with Current Source Load



Large inductor is used to prevent the dc voltages from disturbing the ac small signal node voltages. Inductors act as a short to dc or very low frequency voltages (large value of inductor makes the overall reactance $X_L = 2\pi f l$ low) and open to ac or high frequency voltages. Therefore, these designs are only for simulation purposes so that the budding analog designers can have a feel for it. This cannot be implemented on IC.





Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo

Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE



Comparison between the three types of configurations



Components	65nm		
	Resistive load	Diode connected load	Current source load
M1	2u/0.06u	2u/0.06u	2u/0.06u
M2	1K	0.8u/0.06u	0.34u/0.06u
Gain	1.83	1.8	2.7




Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo





Common Drain with Resistive Bias








Common Drain with Resistive Bias



$$\begin{split} V_{out} &= \tfrac{1}{2} \mu_n C_{ox} \tfrac{W}{L} \big(V_{in} - V_{TH} - V_{out} \big)^2 R_s \\ \text{Consequently,} \quad \mathbf{A_v} &= \tfrac{\mathbf{g_m} \mathbf{R_s}}{\mathbf{1} + (\mathbf{g_m} + \mathbf{g_{mb}}) \mathbf{R_s}} \end{split}$$

- Even if Rs=∞ the voltage gain of source follower is not equal to one (unless body effect is reduced)
- M1 is in saturation for Vin<VDD+VTH
- In depends heavily on Vin
- Non linearity exists because Vout= Vin VGS
- Body effect is prominent: As voltage at source Vo increases, source to body voltage, VSB increases and thus Vth also increases as a result of body effect.



Source followers shift the dc level of signal by VGs thereby consuming headroom and limiting the voltage swings. It gives high input impedance and moderate output impedance but at the cost of non-linearit and voltage headroom limitation.




Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo



DC Transfer Characteristics and Transient Analysis Showing Input and Output Signals





Note: The output follows the input with same phase with a dc shift




Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo

ASD Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE



Common Drain with Current Source Bias








DC Transfer Characteristics and Transient Analysis Showing Input and Output Signals







Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo


ASDER HARAGE Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE



Common Gate with Resistive Bias



 $. include \ C: \ Program \ Files \ LTC \ LTspice XVII \ lib \ sym \ CMOS_65_pm.txt$





M1 (W/L)

RD

Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research

22



Common Gate with Resistive Bias




$$egin{aligned} V_{
m gate} = 1.2 V & V_{
m th} = 0.45 \ V_{
m in} & {
m is \ varied \ from \ } 0Vto1.2V \end{aligned}$$

M1 will be in triode region till Vd < Vdsat M1 will be OFF once Vgs< Vth

Keeping this in mind, the MOSFET is biased with a dc gate voltage of 1.2V and dc characteristics are obtained.

Now, $V_{GS}=V_{gate}-V_{in}$ For M1 to be in saturation, $V_{DS}>V_{gate}-V_{in}-V_{TH}$


Gain is given by, ${
m A_v} = {
m g_m} {
m R_D}$





DC Transfer Characteristics and Transient Analysis Showing Input and Output Signals







Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo

Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE