

## Mid-Semester

Date: \_\_\_\_\_ FN/AN; Time: 2 hours; Full Marks: 45; Number of Students 255

Spring Semester, 2015-2016;

Department: E & ECE;

II year B. Tech.;

Subject no. EC 21008Subject name: Analog Electronic Circuits**Instruction:**Answer **Any Three** questions.

Answer of all parts of a question should be at one place

Wherever it is necessary, you may use assumption(s) with reasonable justification.

**Given:**  $|V_{BE(on)}| \approx 0.6V$ 

Q. 1. A common source amplifier circuit is shown in figure 1. Values of some parameters of the transistor are the following: Transconductance factor,  $K = 0.5mA/V^2$ ; Threshold voltage,  $V_{Th} = 1.5 V$ ; Channel length modulation factor,  $\lambda = 0.01 V^{-1}$ . Values of the remaining parameters can be taken as those of an ideal one.  $R_1 = 7k\Omega$  and  $R_s = 4.55k\Omega$ .




Fig. 1

(a) Find the value of the resistor  $R_2$  such that  $I_{SDQ} = 2mA$ . Use this value of  $R_2$  for the subsequent parts of this question.

(b) Find the maximum value of the resistor  $R_3$  so that the transistor remains in saturation region of operation. Use  $R_3$  equal to half of the maximum value for the subsequent parts of this question.

(c) Draw small signal equivalent circuit of the amplifier and calculate the small signal voltage gain of the amplifier in mid-frequency range.

(d) Find the maximum output signal swing without having any "significant distortion".

(d) Find the lower cutoff frequency of the amplifier.

(e) Neatly sketch the output voltage (clearly showing d.c. level, amplitude and phase) for,

$$V_{in} = 4 + 0.2 \sin(2000\pi t) V.$$

[2+2+4+2+2+3 = 15]

PLEASE TURN OVER

Q. 2. A common emitter amplifier with active load circuit is shown in figure 2. Values of some parameters of the pMOS transistor are the following: Transconductance factor,  $K = 2\text{mA/V}^2$ ; Threshold voltage,  $|V_{Th}| = 1.5\text{ V}$ ; Channel length modulation factor,  $\lambda = 0.025\text{ V}^{-1}$ . Values of the remaining parameters can be taken as those of an ideal one. Similarly, for the n-p-n transistor, the Early voltage,  $V_A = 40\text{V}$  and values of the remaining parameters can be taken as those of an ideal one.




Fig. 2

- Find the d.c. voltage at the output node of the amplifier.
- Draw small signal equivalent circuit of the amplifier.
- Find the small signal gain of the amplifier in mid-frequency range.
- For a load capacitor of 100 pF, calculate the upper cut-off frequency of the amplifier. Neatly sketch the output voltage (clearly showing d.c. level, amplitude and phase) for  $V_{in} = 2 \sin((10^6 t) \text{ mV})$

[3 + 3 + 3 + 6 = 15]

Q. 3. For all parts of this question refer to the circuit in figure 3.

(a) Find the value of  $R_E$  and  $R_C$  to get  $V_{CEQ} = 5\text{V}$  and  $I_{CQ} = 2\text{ mA}$ . Use these values of the two resistors for the subsequent parts of this question.

(b) Evaluate the following parameters and neatly sketch the frequency response of the amplifier:

- The voltage gain in mid-frequency range
- The lower cut-off frequency
- The upper cut-off frequency




Fig.3

(c) if the capacitor  $C_E$  is removed then what are the changes do you expect in the frequency response of the amplifier?

(d) If the transistor is replaced by another one having  $\beta = 300$  then what will happen to the amplifier? Justify your answer.

[3 + 6 + 4 + 2 = 15]

Q. 4 For the circuit shown in figure 4 (Assuming  $C_c$  is a large coupling capacitor),

(a) Draw the small signal equivalent circuit for low frequencies.

(b) Find the expression for :

(i) small signal voltage gain ( $V_{out}/V_{sig}$ ).

(ii) small signal input impedance.

(iii) small signal output impedance.

(c) Simply the expressions obtained in part (b) for the following two cases:

(i)  $R_g \rightarrow 0$

(ii)  $R_g \rightarrow \infty$




Fig. 4

[3 + 6 + 6]

Q. 5 For the circuit shown in figure 5, the parameters are given as :  $V_{dd} = 10V$ , transconductance factor,  $K_{n1} = K_{p3} = 1mA/V^2$ ,  $K_{p2} = 0.1mA/V^2$ ; Threshold voltage,  $V_{Tn} = |V_{Tp}| = 1.0V$ ; Channel length modulation factor,  $\lambda_n = \lambda_p = 0.01V^{-1}$ ;  $R_{g1} = R_{g2} = 50k\Omega$ ,  $R_{sig} = 1k\Omega$ ;  $C_c = 10\mu F$ ,  $I_d = 1mA$ , assume the same values for small signal capacitances of the MOSFETs :  $C_{gs} = 1pF$ ,  $C_{gd} = 0.25pF$ ,  $C_{db} = 0.2pF$ ,  $C_{sb} = 0$ . Ignore body effect for the MOSFETs.

(a) Find the value of  $V_{G3}$ , such that the DC current flowing through  $M3 = 0.9 I_d$ . Also find the DC voltage at the output node. Ignore channel length modulation for the DC analysis.

(b) Draw the small signal equivalent circuit for mid-frequency operation, and, find the value of mid-frequency small signal voltage gain.

(c) Draw the small signal model for high frequency operation, including the device parasitic capacitances, and find the high frequency poles in the circuit.




Fig. 5

[4 + 5 + 6]