



Indian Institute of Technology  
Kharagpur, India

# Current Mirror Design LT-SPIICE Expts

Bibhu Datta Sahoo

(Prepared by Shruti Konwar and Senorita Deb)

Associate Professor

Department of Electronics and Electrical Communication Engineering  
Indian Institute of Technology Kharagpur, India



Indian Institute of Technology  
Kharagpur, India



Analog Signal Processing, Integrated circuit  
Research and Engineering LAB,  
Department of E&ECE, IIT Kharagpur



## Current Mirrors



### Metrics of Current Mirrors

1. High output impedance
2. Low compliance voltage
3. Accuracy of mirroring

### Topologies:

1. Simple Current Mirror topology
2. Current Mirror with Cascode Transistor
3. Cascode Current Mirror
4. Sooch-Cascode Current Mirror



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research  
and Engineering LAB, Department of E&ECE


2




# Topologies




1. Basic Current Mirror



2. Current Mirror with Cascode Transistor



3. Cascode Current Mirror



4. Sooch Cascode Current Mirror



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

3



## Simple Current Mirror



### Overdrive Voltage

$$V_{ov} = V_{GS} - V_{TH} = \sqrt{\frac{2I_D}{k'(\frac{W}{L})}}$$

$$V_{GS2} = V_{TH} + \sqrt{\frac{2I_{D2}}{k'(\frac{W}{L})_2}} = V_{GS1} = V_{TH} + \sqrt{\frac{2I_{D1}}{k'(\frac{W}{L})_1}}$$

$$V_{ov1} = V_{ov2} = V_{ov}$$

### Output Current

$$I_{OUT} = I_{D2} = I_{D1} = I_{REF}$$

$$I_{OUT} = \frac{(W/L)_2}{(W/L)_1} I_{REF}$$



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

4



## Simple Current Mirror



### (i) Accuracy of Mirroring




Fig. Output Characteristics of a simple Current Mirror

$$\frac{I_{OUT}}{I_{REF}} = \frac{(W/L)_2(1+\lambda V_{DS2})}{(W/L)_1(1+\lambda V_{DS1})}$$

$$R_o = r_{o2} = \frac{V_A}{I_{D2}} = \frac{1}{\lambda I_{D2}}$$

$$\text{If } V_A \gg V_{DS1}$$

$$\text{Slope} = \frac{(W/L)_2}{(W/L)_1} (I_{D1}/V_A)$$

$$I_{OUT} = \frac{(W/L)_2}{(W/L)_1} I_{IN} \left( 1 + \frac{V_{DS2} - V_{DS1}}{V_A} \right)$$

#### Systematic Gain Error

$$\epsilon = \frac{V_{DS2} - V_{DS1}}{V_A}$$



## Simple Current Mirror



### (ii) Compliance Voltage

$$V_{OUT(min)} = V_{ov2} = \sqrt{\frac{2I_{OUT}}{k'(\frac{W}{L})_2}}$$

### (iii) Output Impedance

$r_{o2} \rightarrow$  Moderate

#### Drawbacks:

- Mirroring not accurate
- Output impedance moderate





# Current Ratioing




Fig. Current mirror providing  $2I_{REF}$  from  $I_{REF}$





Fig. Current mirrors providing  $I_{REF}/2$  from  $I_{REF}$  by (a) half-width device and (b) series transistors.

**NB: For current ratioing, scaling of channel length is to be avoided for the mirror transistor pairs.**



## Current Mirror with Cascode Transistor



### (i) Accuracy of Mirroring

$$V_b - V_{GS3} = V_{DS1} (= V_{GS1})$$

$$\text{or, } V_b = V_{GS3} + V_{GS1}$$

### (ii) Output Impedance

$$\approx g_m r_o^2 \rightarrow \text{Improved}$$

### (iii) Compliance Voltage

$$V_{OUT(min)} = 2V_{ov} + V_{TH}$$

$$\text{If, } V_b = V_{GS3} + V_{GS2} - V_{TH2}$$


$$V_{OUT(min)} = 2V_{ov} \text{ but } V_{DS2} \neq V_{DS1}$$

**Drawback: External Bias required**





# Cascode Current Mirror



$$\begin{aligned} & V_b = V_{GS2} + V_{GS3}) \\ & V_{GS4} + V_{GS3} = V_{GS2} + V_{GS3} \\ \text{or, } & V_{GS4} = V_{GS2} \end{aligned}$$

**Drawback: Compliance voltage high**

For  $M_1$ :  $V_{DS1} = V_{ov} + V_{th}$  ← Wastage of one threshold

## Sizing:

Typically,  $L_1 = L_3$  and scale  $W_1$  (in integer units)

For  $V_{GS4} = V_{GS2}$  ,

we choose  $L_2=L_4$  and scale  $W_2$  w.r.t  $W_4$

$$W_2/W_4 = W_1/W_3$$

## Output Impedance

 $\approx g_m r_o^2 \rightarrow \text{Improved}$ 

## Compliance Voltage

$$\begin{aligned} V_{OUT(min)} &= V_N - V_{TH} \\ &= V_{GS4} + V_{GS3} - V_{TH} \end{aligned}$$

$$V_{OUT(min)} = 2V_{ov} + V_{TH}$$

## Input Voltage


$$= V_{GS4} + V_{GS3} = 2V_{ov} + 2V_{TH}$$




## Cascode Current Mirror: Improved Biasing



To reduce  $V_{DS1}$ , the voltage from the gate of  $M_2$  to ground can be level shifted down by a threshold.



## Practical implementation




For  $V_{DS1} = V_{ov}$   
 $V_{ov4}$  doubled  $\rightarrow (W/L)4 \rightarrow 1/4^{th}$   
 $V_{OUT(min)} = 2V_{ov}$

### Drawbacks:

- Systematic gain error worse compared to cascode scheme without level shift :  $V_{DS1} \neq V_{DS3}$
- Input current is mirrored to a new branch to do the level shift  $\rightarrow$  Mismatch



## Sooch Cascode Current Mirror




Desired gate voltages difference =  $V_{ov}$

$M_6 \rightarrow$  Active region

$M_5 \rightarrow$  Triode

Goal  $\rightarrow V_{DS5} = V_{ov} \rightarrow \left(\frac{W}{L}\right)_5 = \frac{1}{3} \left(\frac{W}{L}\right)_6$




**Drawback: Input swing:  $V_{IN} = V_{GS3} + V_{DS5} + V_{GS6} = 2V_{ov} + 3V_{th}$**



## Sooch Cascode Current Mirror



To reduce the input voltage, the input branch can be split into two branches



**Input Voltages**

$$V_{IN1} = V_{DS5} + V_{GS6} = 2V_{ov} + V_{TH}$$

$$V_{IN2} = V_{GS3} = V_{ov} + V_{TH}$$






## Sooch Cascode Current Mirror



### Application of Sooch Cascode Current Mirror in Op-Amp Design



## Procedure in LTspice



Include the technology file :

Go to “.op” option and write the following command

.include path/technologyfile

eg. .include C:\Program Files\LTC\LTspiceXVII\lib\sym\65nm.pm.txt

Choose transistor nmos4 to build up the schematics

dc analysis: Go to Simulate-Edit simulation cmd-DC op pnt

Find the output current for different values of load resistance

ac analysis: Go to Simulate-Edit simulation cmd-ac analysis

Change type of sweep: “Decade”. Choose number of points per decade, start and stop frequencies

To find  $r_{out}$  : add an ac voltage source ( $V_x$ ) at the output and a capacitance ( $C_x$ ).






# Simulation Test Bench



## 1. Simple Current Mirror

### (i) dc analysis



#### Steps:

- Choose a reference current eg.  $I_{ref} = 100\mu A$
- Keep channel length at minimum,  $L_{min} = 60nm$ , and find the output current through  $M_2$  for different values of load resistance  $R_L$
- Find the value of  $R_L$  for which  $v_{ds2} = v_{ds1} \rightarrow$  This gives  $I_{out} = I_{ds2} = I_{ref}$
- Observe the difference in output current and  $v_{ds}$  of the transistors as  $R_L$  is changed.
- Now keep  $L = 3-5$  times  $L_{min}$  and repeat the above steps.





# Simulation Test Bench



## 1. Simple Current Mirror

### (i) dc analysis



### 1. Channel Length $L=60nm$ , $W_2/W_1 = 1$

$I_{ref}$ $=100\mu A$	$I_{out} (=I_{DS2})$		
	$R_L = 1\Omega$	$R_L = 1K\Omega$	$R_L = 8.3K\Omega$
	490μA	312μA	100μA
Vds1	0.369V	0.369V	0.369V
Vds2	1.19V	0.88V	0.369V

### 2. Channel Length $L=300nm$ , $W_2/W_1 = 1$

$I_{ref}$ $=100\mu A$	$I_{out} (=I_{DS2})$		
	$R_L = 1\Omega$	$R_L = 1K\Omega$	$R_L = 5.72K\Omega$
	102μA	102μA	100μA
Vds1	0.628V	0.628V	0.628V
Vds2	1.19V	1.09V	0.628V

### 3. Current Ratioing K

$I_{ref}$ $=100\mu A$	K=2, R=3KΩ		K=4, R=1.42KΩ	
	$W_2/W_1=2$	$L_2/L_1=1/2$	$W_2/W_1=4$	$L_2/L_1=1/4$
$I_{out}$	200μA	210μA	401μA	501μA
Vds1	0.628V	0.628V	0.628V	0.628V
Vds2	0.599V	0.568V	0.626V	0.484V







## Simulation Test Bench



### Simple Current Mirror

#### Observations:

- With lesser channel length  $L = 60\text{nm}$ :  $\lambda v_{ds}$  effect more  $\rightarrow r_{ds}$  is less
  - Mirroring is significantly affected with change in load resistance  $R_L$
  - $v_{ds}$  mismatch
- With channel length is increased to 5 times the minimum:  $L = 300\text{nm} \rightarrow r_{ds}$  increases
  - Mirroring is improved
- Current ratioing is not proper when length  $L$  is scaled rather than width  $W$ .




## Simulation Test Bench



### 1. Simple Current Mirror

(ii) ac analysis: To find output impedance of the current source



#### Steps:

- Connect an ac source at the output
- Insert a decoupling capacitor in between output node and the ac source.
- Plot  $V_x / I_{DM2}$
- Change the coordinates to cartesian: Right click on Left vertical axis  $\rightarrow$  Change representation to Cartesian





# Simulation Test Bench





## 1. Simple Current Mirror

(ii) ac analysis: To find output impedance of the current source

Steps:

- Choose a constant value of  $R_{eq}$  by selecting frequency value such that  $1/j\omega C \approx (1/10) R_L$
- NB: Observe the fall in the impedance for high frequencies.



$C=1\mu F, L=300nm, W_2/W_1=1$

Load	$R_L=1\Omega$	$R_L=1K\Omega$	$R_L=5.72K\Omega$
$r_{out}$	256K $\Omega$	251K $\Omega$	201K $\Omega$



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

19




# Simulation Test Bench



## 2. Current Mirror with Cascode Current Source Transistor

(i) dc analysis



1. Channel Length  $L=60nm, W_2/W_1=1$

$I_{ref}$ $=100\mu A$	$I_{out} (=I_{DS2})$		
	$R_L=1\Omega$	$R_L=1K\Omega$	$R_L=8.1K\Omega$
	157 $\mu A$	150 $\mu A$	100 $\mu A$
$V_{ds1}$	0.369V	0.369V	0.628V
$V_{ds2}$	0.544V	0.525V	0.621V

$V_b=1V$

$W_3/L_3=2\mu m/60nm$

2. Channel Length  $L=300nm, W_2/W_1=1$

$I_{ref}$ $=100\mu A$	$I_{out} (=I_{DS2})$		
	$R_L=1\Omega$	$R_L=1K\Omega$	$R_L=2K\Omega$
	100 $\mu A$	100 $\mu A$	100 $\mu A$
$V_{ds1}$	0.628V	0.628V	0.628V
$V_{ds2}$	0.654V	0.64V	0.621V

$V_b=1V$

$W_3/L_3=16\mu m/60nm$

3. Current Ratioing K

$I_{ref}$ $=100\mu A$	K=2, $R=1K\Omega$		K=4, $R=1K\Omega$	
	$W_2/W_1=2$	$L_2/L_1=1/2$	$W_2/W_1=4$	$L_2/L_1=1/4$
$I_{out}$	200 $\mu A$	210 $\mu A$	399 $\mu A$	508 $\mu A$
$V_{ds1}$	0.628V	0.628V	0.628V	0.628V
$V_{ds2}$	0.6V	0.597V	0.544V	0.517V

$V_b=1V$

$W_3/L_3=16\mu m/60nm$



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

20




## Simulation Test Bench



### 2. Current Mirror with Cascode Current Source Transistor

(ii) ac analysis for finding  $r_{out}$



$$r_{out} = V_x / I_{DM3}$$

Load	$R_L = 1\Omega$	$R_L = 1K\Omega$	$R_L = 10K\Omega$
$r_{out}$	1.4M $\Omega$	1.4M $\Omega$	23K $\Omega$

**NB: M3 out of saturation for higher  $R_L$**



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

21




## Simulation Test Bench



### 3. Cascode Current Mirror

(i) dc analysis



1. Channel Length  $L=300\text{nm}$ ,  $W_1/W_3 = 1$

$$W_4/L_4 = W_2/L_2 = 16\mu\text{m}/60\text{nm} \Rightarrow V_{g2} = 1V$$

$I_{ref} = 100\mu\text{A}$	$I_{out} (=I_{DM2})$		
	$R=1\Omega$	$R=1K\Omega$	$R=2K\Omega$
	100 $\mu\text{A}$	100 $\mu\text{A}$	100 $\mu\text{A}$
$V_{ds3}$	0.628V	0.628V	0.628V
$V_{ds1}$	0.656V	0.642V	0.628V

2. Current Ratioing K

$I_{ref} = 100\mu\text{A}$	$K=2, R_1=1K\Omega$		$K=4, R_1=1K\Omega$	
	$W_2/W_1=2$	$L_2/L_1=1/2$	$W_2/W_1=4$	$L_2/L_1=1/4$
$I_{out}$	200 $\mu\text{A}$	210 $\mu\text{A}$	399 $\mu\text{A}$	509 $\mu\text{A}$
$V_{ds3}$	0.628V	0.628V	0.628V	0.628V
$V_{ds1}$	0.6V	0.597V	0.546V	0.519V



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

22





## Simulation Test Bench



### 3. Cascode Current Mirror

(ii) ac analysis for finding  $R_{out}$



$$r_{out} = V_x / I_{DM2}$$

Load	$R_L = 1\Omega$	$R_L = 1K\Omega$	$R_L = 10K\Omega$
$r_{out}$	1.4MΩ	1.4MΩ	23KΩ

**NB:  $M_2$  out of saturation when  $R_L = 10K\Omega$**



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

23




## Simulation Test Bench



### 4. Sooch Cascode Current Mirror

(i) dc analysis



1. Channel Length  $L = 300\text{nm}$ ,  $W_1/W_5 = 1$

$I_{ref}$ $= 100\mu\text{A}$	$I_{out} (= I_{DM2})$		
	$R = 1\Omega$	$R = 1K\Omega$	$R = 8K\Omega$
	100μA	100μA	100μA
$V_{ds5}$	0.215V	0.215V	0.215V
$V_{ds1}$	0.216V	0.215V	0.212V

**NB: Observe region of operation for  $M_2$  when load increases.**



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE


24



# Simulation Test Bench

## 4. Sooch Cascode Current Mirror

(ii) ac analysis for finding  $R_{out}$



**Conclusion: Good mirroring accuracy, minimum compliance voltage, high output impedance**



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo



Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

25