

Voltage Transfer Characteristic




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

PMOS Load Lines




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

CMOS Inverter Load Characteristics




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

CMOS Inverter VTC




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Switching Threshold as a function of Transistor Ratio




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Determining V_{IH} and V_{IL}




A simplified approach

Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Inverter Gain



$$g = -\frac{1}{I_D(V_M)} \frac{k_n V_{DSATn} + k_p V_{DSATp}}{\lambda_n - \lambda_p}$$



$$\approx \frac{1+r}{(V_M - V_{Tn} - V_{DSATn}/2)(\lambda_n - \lambda_p)}$$

Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Gain as a function of VDD




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Simulated VTC




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Impact of Process Variations



Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Propagation Delay




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

CMOS Inverter Propagation Delay Approach 1



$$t_{pHL} = \frac{C_L V_{swing}/2}{I_{av}}$$


$$\sim \frac{C_L}{k_n V_{DD}}$$

Digital Integrated Circuits

Inverter

© Prentice Hall 1999

CMOS Inverter Propagation Delay Approach 2




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Dynamic Behavior of MOS Transistor




Digital Integrated Circuits

Inverter

© Prentice Hall 1999

The Gate Capacitance




$$C_{gate} = \frac{\epsilon_{ox}}{t_{ox}} WL$$

Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Gate Capacitance



Operation Region	C_{gb}	C_{gs}	C_{gd}
Cutoff	$C_{ox}WL_{eff}$	0	0
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0


Most important regions in digital design: saturation and cut-off

Digital Integrated Circuits


Inverter

© Prentice Hall 1999

Gate Capacitance




Capacitance as a function of V_{GS}
(with $V_{DS} = 0$)



Capacitance as a function of the
degree of saturation


Diffusion Capacitance



$$C_{diff} = C_{bottom} + C_{sw} = C_j \times AREA + C_{jsw} \times PERIMETER$$

$$= C_j L_S W + C_{jsw} (2L_S + W)$$

Junction Capacitance



$$C_j = \frac{C_{j0}}{(1 - V_D / \phi_0)^m}$$

$m = 0.5$: abrupt junction
 $m = 0.33$: linear junction

Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Linearizing the Junction Capacitance

Replace non-linear capacitance by
large-signal equivalent linear capacitance
which displaces equal charge
over voltage swing of interest

$$C_{eq} = \frac{\Delta Q_f}{\Delta V_D} = \frac{Q_f(V_{high}) - Q_f(V_{low})}{V_{high} - V_{low}} = K_{eq} C_{j0}$$

$$K_{eq} = \frac{-\phi_0^m}{(V_{high} - V_{low})(1 - m)} [(\phi_0 - V_{high})^{1-m} - (\phi_0 - V_{low})^{1-m}]$$

Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Capacitances in 0.25 μm CMOS process


	C_{ox} (fF/ μm^2)	C_O (fF/ μm)	C_f (fF/ μm^2)	m_f	ϕ_b (V)	C_{jsw} (fF/ μm)	m_{jsw}	ϕ_{dsr} (V)
NMOS	6	0.31	2	0.5	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9

Digital Integrated Circuits


Inverter

© Prentice Hall 1999

Computing the Capacitances



Simplified Model




Fanout

Digital Integrated Circuits

Inverter

© Prentice Hall 1999

The Miller Effect




"A capacitor experiencing identical but opposite voltage swings at both its terminals can be replaced by a capacitor to ground, whose value is two times the original value."

Digital Integrated Circuits

Inverter

© Prentice Hall 1999

CMOS Inverters



Digital Integrated Circuits

Inverter

© Prentice Hall 1999

Computing the Capacitances



Capacitor	Expression
C_{gd1}	$2 \text{ CGD0 } W_n$
C_{gd2}	$2 \text{ CGD0 } W_p$
C_{db1}	$K_{eqn} (AD_n \text{ CJ} + PD_n \text{ CJSW})$
C_{db2}	$K_{eqp} (AD_p \text{ CJ} + PD_p \text{ CJSW})$
C_{g3}	$C_{ox} W_n L_n$
C_{g4}	$C_{ox} W_p L_p$
C_w	From Extraction
C_L	Σ