

# **Op Amp Design**

#### Bibhu Datta Sahoo

Associate Professor

Department of Electronics and Electrical Communication Engineering
Indian Institute of Technology Kharagpur, India





Indian Institute of Technology Kharagpur, India




Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE, IIT Kharagpur


# Single Ended Vs Differential





- Single ended → measured wrt a reference.
- Differential → measured between two nodes that have equal and opposite signal excursion around a fixed potential.
- Fixed potential is called "Common Mode".
- The two nodes should exhibit equal impedances to that potential.
- Why differential??








Indian Institute Of Technology, Kharagpur, India


ASD Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

## Why Differential?




- Supply noise also shows as common mode jumps which get finally cancelled.
- Higher signal swing → circuit (a) has swing of V<sub>DD</sub>-(V<sub>GS</sub>-V<sub>TH</sub>) while that of (b) has twice as much.
- Higher linearity.






# **Basic Differential Pair-Psuedo-Differential**



- •Two single ended pair is getting differential inputs can be used a basic differential pair.
- -However, very sensitive to "Common Mode".
- •This topology is also called "pseudo-differential pair".




#### **Basic Differential Pair-Fully Differential Pair**


$$V_{Out1} \circ V_{DD}$$
 $\downarrow R_{D1} \quad R_{D2} \downarrow V_{Out2}$ 
 $V_{in1} \circ V_{in2} \downarrow V_{in2}$ 
 $\downarrow I_{SS} \quad R_{D1} = R_{D2} = R_{D2}$ 

- Not sensitive to "Common Mode".
- This topology is also called "fully-differential pair".
- Large signal analysis:
  - Qualitative
  - Quantitative







## **Qualitative Analysis Differential**




- Outputs are well defined
- •Maximum slope when V<sub>in1</sub>=V<sub>in2</sub> and get nonlinear when the signal swing gets larger.






# **Qualitative Analysis Common Mode**






AS Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

# **Qualitative Analysis Maximum Output Swing**



- Higher the input common mode lower is the output swing.
- Desirable to have low common mode.
- •Preceding stage might have a problem giving such a low common mode.

#### **Diff Pair with MOS Load**









## Introduction to Operational Amplifier (Op amp)

- Operational amplifier is a "high gain differential amplifier".
- Performance parameters of an op amp:
  - Open loop gain → called DC gain
  - Small signal bandwidth → defined by unity gain BW.
  - Large signal bandwidth → typically defined by slew rate
  - Output swing → decides your noise performance
  - Linearity
  - Noise and offset → decides your SNR.
  - Supply rejection → robustness of the circuit to supply noise.

#### **Example-Typical Application**



Single-pole Amplifier has 3 dB BW of 1MHz What is UGBW of the amplifier? If open-loop gain is 60 dB?



What should be A₁ for a gain error < 1%?

$$\frac{V_{out}}{V_{in}} = \frac{A_1}{1 + \frac{R_2}{R_1 + R_2} A_1}$$

$$= \frac{R_1 + R_2}{R_2} \frac{A_1}{\frac{R_1 + R_2}{R_2} + A_1}$$

 $V_{out}$  should be close to ideal  $V_{out}$  by 1%.

 $\rightarrow$  A<sub>1</sub> > 1000

What should be UGBW of op amp for output to settle to 1% accuracy in 5 ns?


$$\frac{V_{out}}{V_{in}}(s) = \frac{A_0}{1 + \frac{R_2}{R_1 + R_2} A_0 + \frac{s}{\omega_0}}$$

$$\tau = \frac{1}{\left(1 + \frac{R_2}{R_1 + R_2} A_0\right) \omega_0} \implies 1 - \exp\frac{-t_1\%}{\tau} = 0.99$$

Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo ASD Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

1

## Single Stage Op amp-1




Single Ended

**Fully Differential** 

- ☐ Difficult to get gain > 20 in deep sub-micron CMOS.
- ☐ Speed depends on CL.
- □ Single ended version exhibits a mirror pole → slower than fully differential.

#### Single Stage Op ampTelescopic Op amp






Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo Application Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE




#### Folded Cascode-Principle and Op amp

- Enables shorting of the output to the input.
- Slower in speed.



## **Gain Boosting**




- ☐ Fig (a)  $\rightarrow$  R<sub>OUT</sub>=g<sub>m2</sub>r<sub>o2</sub>r<sub>o1</sub>
- $\Box \quad \text{Fig (c)} \rightarrow R_{\text{OUT}} = A_1 g_{m2} r_{o2} r_{o1}$



Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo ASPERLIN Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE


15

#### **Gain Boosting Amplifier**



- NMOS CS stage would require that V<sub>DS</sub> of M₁ be large → reduces headroom
- PMOS CS stage would require that Gate of  $M_3$  may be driven to triode as  $V_{GP} = V_{TH} + V ds_{at}$ .
- The folded cascade mitigates the above two problems.

#### **Gain Boosting Amplifiers in Differential Pair**




 Same trade-off as earlier exists and therefore the folded cascade as shown in the rightmost figure will be preferred.



Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

17

## Gain Boosting → Generic Topology With Biasing



Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

18

# **Comparison of Performance of Various Op Amps**


	Gain	Output Swing	Speed	Power Dissipation	Noise
Telescopic	Medium	Medium	Highest	Low	Low
Folded-Cascode	Medium	Medium	High	Medium	Medium
Two-Stage	High	Highest	Low	Medium	Low
Gain-Boosted	High	Medium	Medium	High	Medium




Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

# **Two-Stage Op Amps-1**


- **Provides** 
  - High gain
  - **High swing**
- Typically 1st stage incorporates all the topologies studied earlier
- Second stage is just a common source stage.






#### Common Mode Feedback (CMFB)

- Need for CMFB:
  - Define the output CM properly.






Output CM is  $V_{O\ CM} = VDD - RDIS_S/2$  and is well defined.





Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo Analog Signal Processing, Integrated circuit Reservant Analog Signal Processing Circuit Reservant Analog Signal Processing Circuit Reservant Analog Signal Processin

21

#### Common Mode Feedback (CMFB)









- Output CM is not well defined.
- Trying to match NMOS current source with PMOS current source.
- The output CM is poorly defined as the output CM depends on the device properties.
- Any mismatch in the PMOS and NMOS currents would lead to either the PMOS or NMOS trying to correct itself to satisfy KCL, thereby getting into triode mode.

#### **CMFB**



 Dynamically sense the CM and control either the PMOS or NMOS current source so that they match.

- Reduces the gain.
- If R<sub>1</sub> and R<sub>2</sub> are very high then it slows down the circuit.







Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo ASPERLIN Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE

2


## **Source Follower CM Sensing**





- · Doesn't reduce the gain but is very slow.
- Suffers from current starvation during output swing
  - Assume  $\boldsymbol{V}_{out2}$  is much higher than  $\boldsymbol{V}_{out1}$
  - Note:  $I_X + IM_7 = I_1 \implies$  If  $R_1$  and  $R_2$  are large then  $I_X$  is small otherwise  $I_{M7}$  reduces to  $0 \implies$  output CM is not exactly sensed  $\mathfrak{B}$ .

#### **CM Sensing using Triode Connected Transistor**




Resistance between node P and ground is dependent on the CM as shown below:

$$\begin{split} \mathbf{R_{tot}} &= \mathbf{R_{on7}} || \mathbf{R_{on8}} \\ &= \frac{1}{\mu_{\mathrm{n}} \mathbf{C_{ox}} \frac{\mathbf{W}}{\mathbf{L}} (\mathbf{V_{out1}} - \mathbf{V_{TH}})} || \frac{1}{\mu_{\mathrm{n}} \mathbf{C_{ox}} \frac{\mathbf{W}}{\mathbf{L}} (\mathbf{V_{out2}} - \mathbf{V_{TH}})} \\ &= \frac{1}{\mu_{\mathrm{n}} \mathbf{C_{ox}} \frac{\mathbf{W}}{\mathbf{L}} (\mathbf{V_{out2}} + \mathbf{V_{out1}} - 2\mathbf{V_{TH}})} \end{split}$$

Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo Asiand Engineering LAB, Department of E&ECE

#### CM Sensing using Triode Connected Transistor




- $$\begin{split} \text{Let, } I_{D9} = ID_{10} = ID \text{ , ther} V_b V_{GS5} = 2I_D(R_{on7} || R_{on8}) & \text{resulting in} \\ \frac{1}{\mu_n C_{ox} \frac{W}{L}(V_{out2} + V_{out1} 2V_{TH})} = \frac{V_b V_{GS5}}{2I_D} \end{split}$$
  - thus,  $V_{\mathrm{out1}} + V_{\mathrm{out2}} = \frac{2I_{\mathrm{D}}}{\mu_{\mathrm{n}} \mathrm{Cox}\left(\frac{W}{L}\right)_{7.8}} \frac{1}{V_{\mathrm{b}} - V_{\mathrm{GS5}}} + 2V_{\mathrm{TH}}$ Drawback-1 $\rightarrow$  The output CM is a function of the device parameter  $\rightarrow$  not a good thing.
- Drawback-2  $\rightarrow$  The voltage drop across  $R_{on7} || R_{on8}$  limit the headroom.
- Drawback-3  $\rightarrow$  If M7 and M8 are made large to reduce  $R_{on7} || R_{on8}$  then the output capacitance increases compromising speed.



Indian Institute Of Technology, Kharagpur, India Bibhu Datta Sahoo Application Analog Signal Processing, Integrated circuit Research and Engineering LAB, Department of E&ECE


#### **Resistive CMFB with Large Swing**



- Resistive feedback causes  $V_{DS3} = V_{DS4} = V_{GS}$   $\Rightarrow$  compromising swing. By pumping current into  $R_F$  the voltage at node P goes up reducing  $V_{GS4,5}$   $\Rightarrow$  reducing  $V_{dsat4,5}$ better swing.




#### **Differential Pair CMFB**



- · Doesn't reduce the gain
- · Is fast
- But cannot sense large swings at the output → typically used in CMFB of the 1<sup>st</sup> stage of op amp



# **Switch Capacitor CMFB**



- Doesn't reduce the gain
- · Load the op amp and slows it down
- Susceptible to capacitive attenuation
- Can sense large swings and therefore can be used for CMFB of the 2<sup>nd</sup> stage of a 2-stage op amp
- Requires non-overlapping clocks



Indian Institute Of Technology, Kharagpur, India

Bibhu Datta Sahoo Analog Signal Processing, Integrated circuit Research

29