

Mid-Semester

Date: _____ FN/AN; Time: 2 hours; Full Marks: 45; Number of Students 255
 Spring Semester, 2016-2017; Department: E & ECE; II year B. Tech.;
 Subject no. EC 21008 Subject name: Analog Electronic Circuits

Instruction:

Answer **Any Three** questions.

Answers of all parts of a question must be at one place

Wherever it is necessary, you may use assumption(s) with reasonable justification.

Given: Unless otherwise stated use, $|V_{BE(on)}| \approx 0.6V$, $|V_{CE(sat)}| = 0.3V$, $\beta = 200$, $V_A = 100V$, $V_T = 25mV$

Q. 1. A common source amplifier circuit is shown in figure 1. Values of some parameters of the transistor are the following: $K_p = 0.5\mu_n C_{ox}(W/L)_1 = K_n = 0.5\mu_p C_{ox}(W/L)_2 = 1mA/V^2$; Threshold voltage, $V_{Thn} = |V_{Thp}| = 2V$; Channel length modulation factor, $\lambda_n = \lambda_p = 0V^{-1}$, $R_{G1} = 50k\Omega$, $R_F = 100k\Omega$, $V_{dd} = 12V$, $C_{gs} = 10pF$, $C_{gd} = 1pF$, for both M1 and M2.

(a) Find the value of the resistor R_{G2} such that $I_{D1} = 1mA$. Use this value of R_{G2} for the subsequent parts of this question.

(c) Find the DC voltage at the output node and hence, the maximum symmetric swing achievable at the output.

(b) Draw the small signal equivalent circuit of the amplifier and find value of the mid-frequency small signal voltage gain from v_{in} to v_{out} .

(d) If a large capacitance is connected between the gate of M2 and V_{dd} , find the value of new small signal gain.

(e) For the condition in (d), find the high frequency pole at the output node. [3x5]




Fig. 1

Q2. A common source amplifier circuit is shown in figure 2. Values of some parameters of the transistors (same for all) are the following: $K_n = 0.5\mu_p C_{ox}(W/L)_2 = 1mA/V^2$; Threshold voltage, $V_{Thn} = 2V$; Channel length modulation factor, $\lambda_n = 0V^{-1}$, $V_{dd} = 12V$, $C_{c1} = C_{c2} = 10\mu F$.

(a) Find the value of the resistor R_B to set $I_{D3} = 1mA$.

(b) Find the value of R_{G1}/R_{G2} such that DC voltage at the drain of M2 is equal to the minimum required voltage to keep M2 in saturation. Use this value of R_{G1}/R_{G2} ratio for the subsequent parts of this question.

(c) Find the value of R_D for maximum symmetric swing at the output. Use this value of R_D for the subsequent parts of this question.

(d) Find the value of small signal voltage gain from V_{in} to V_{out} .

(e) Find the low frequency, high-pass pole resulting from C_{c2} (i.e. the the possible lower cut-off frequency defined by C_{c2}).

(f) Find the Value of R_{G1} and R_{G2} (for the ratio determined in (b)), such that the low frequency pole arising due to R_{G1} and R_{G2} (i.e. the the possible lower cut-off frequency defined by C_{c1} , R_{G1} and R_{G2}) is atleast 10x lower than the pole found in (e).




Fig. 2

[3+3+3+3+1.5+1.5]

P.T.O

Q3. For the two stage amplifier circuit shown in figure 3, values of some device and component parameters are the following: $K_p = 0.5 \mu\text{m} \cdot C_{ox}(W/L)_1 = K_n = 0.5 \mu\text{m} \cdot C_{ox}(W/L)_2 = 1 \text{mA/V}^2$; Threshold voltage, $V_{Thn} = |V_{Thp}| = 2 \text{V}$; Channel length modulation factor, $\lambda_n = \lambda_p = 0 \text{V}^{-1}$, $R_{G1} = 50 \text{k}\Omega$, $V_{dd} = 12 \text{V}$, $C_{gs} = 10 \text{pF}$, $C_{gd} = 1 \text{pF}$, $C_{db} = C_{sb} = 0 \text{pF}$, for both M1 and M2. $I_D = 1 \text{mA}$. Assume C_{c1} and C_{c2} to be large.




Fig. 3

- Find the value of R_{D1} required to achieve a small signal voltage gain of 10 V/V from the first stage. Use this value of R_{D1} for the subsequent parts of this question.
- Find the value of R_{S2} to set a DC current of 0.5mA in M2.
- Find the value of R_{D2} to obtain a gain of 3 V/V from the 2nd stage.
- If R_{S2} is now bypassed using a large capacitor, find the overall small signal gain of the two stage.
- Find the high frequency poles in the amplifier, for the case when R_{S2} is bypassed.

[5x3]

Q. 4 A common emitter (CE) amplifier cascaded with a common collector (CC) amplifier along with its load is shown in Fig 4. Given values of the circuit components are: $R_1 = 20.8 \text{ k}\Omega$, $R_2 = 3.2 \text{ k}\Omega$, $R_E = 1 \text{k}\Omega$, $R_C = 5 \text{ k}\Omega$, $R_L = 600 \Omega$, $C_{c1} = C_{c2} = C_E = 1 \mu\text{F}$, $C_L = 100 \text{ pF}$, $V_{CC} = 12 \text{V}$.




Fig. 4

- Find the operating point of the two transistors in the circuit.
- Draw the small signal equivalent circuit (suitable for mid-frequency range) of the amplifier.
- Find (i) the mid-frequency range voltage gain, (ii) the lower cut-off frequency and (iii) the upper cut-off frequency of the frequency response of the overall circuit.

(d) For $v_{in} = 10 \sin(2000\pi t) \text{ mV}$, neatly sketch (including d.c. level and phase shift) the voltage waveforms at the output nodes of the CE and the CC amplifiers.

[2+2+9+2]

Q. 5 A common emitter amplifier with active load (using current mirror) is shown in Fig. 5. Given values of the circuit components are: $R_S = 2.5 \text{ k}\Omega$, $R_B = 1.14 \text{ M}\Omega$, $R_L = 25 \text{ k}\Omega$, $C_{c1} = C_{c2} = 1 \mu\text{F}$, $V_{CC} = 12 \text{V}$. Parasitic capacitances of the BJTs are, $c_{\pi} = 10 \text{ pF}$ and $c_{\mu} = 1 \text{ pF}$.




Fig. 5

- Calculate the precise value of R_A such that the output quiescent voltage is 6V. Use this value of the resistor for the subsequent parts of this question.
- Along with the amplifying transistor's I-V characteristic, draw the DC load line and AC load line (suitable for mid frequency range) with clear indication of the quiescent point.
- Draw the small signal equivalent circuit of the amplifier suitable for mid-frequency range.
- Find the values of the lower and the upper cut-off frequencies of the frequency response of the amplifier.
- Find the values of the mid-frequency range voltage gain of the overall circuit.
- Find the maximum peak-peak output signal swing and the input signal handling capacity of the amplifier.

[2+2+2+4+3+2]