






MOSFET



Circuit Symbol



| m-MOS | | p-MOS |
|--------------|---------------|--------------|
| V_{DS} | \rightarrow | V_{SD} |
| V_{GS} | \rightarrow | V_{SG} |
| $V_{TH} > 0$ | \rightarrow | $V_{TH} < 0$ |




$V_{TH} < 0$

$$I_D = K_P [2(V_{SG} + V_{TH}) V_{SD} - V_{SD}^2] ; \text{Linear region } V_{SD} < V_{SD\text{-sat}}$$

$$I_D = K_P (V_{SG} + V_{TH})^2 ; \text{Saturation region } V_{SD} > V_{SD\text{-sat}}$$

MOSFET



$$\begin{aligned} V_{SG} &= V_S - V_G \\ &= V_{DD} - \frac{R_2}{R_1 + R_2} V_{DD} \end{aligned}$$

$$V_{SG} > |V_{THP}|$$

assume

PMOS is in Sat ✓ Trans

$$I_D = K_P (V_{SG} + V_{THP})^2$$


I_D

$$\underline{\underline{V_{SD} > V_{SD,sat}}}$$



V_{SD}

MOSFET

Current Mirror Circuit



$$I_D = \frac{1}{2} \left(\frac{W}{L} \right) \mu_n C_{ox} (V_{GS} - V_{TH})^2$$






$$I_{ref} = \frac{1}{2} \left(\frac{W}{L} \right)_1 \mu_n C_{ox} (V_{GS} - V_{TH})^2$$

$$I_D = \frac{1}{2} \left(\frac{W}{L} \right)_2 \mu_n C_{ox} (V_{GS} - V_{TH})^2$$

$$\frac{I_D}{I_{ref}} = \left(\frac{W/L}{W/L} \right)^2$$

$$I_D = \frac{(W/L)_2}{(W/L)_1} I_{ref}$$

MOSFET



$V_{in} = 0$, $V_{in} < V_{TH}$, $I_D = 0$, $V_{out} = V_{DD}$, - LED off

$V_{in} = V_{DD}$,




I_D finite ,

$V_{out} \approx Q$, LED ON

MOSFET

Digital logic Applications

logic to
 $0 \rightarrow$ low voltage (0V)
 $1 \rightarrow$ high (5V)




logic

| V_{in1} | V_{in2} | V_{out} |
|-----------|-----------|-----------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

2-input NOR gate

MOSFET

CMOS logic



CMOS inverter circuit.

