

Know Your Transistors

Bibhu Datta Sahoo

Department of Electronics and Electrical Communication Engineering Indian Institute of Technology Kharagpur, India







Outline



- MOS Capacitor
- nMOS I-V Characteristics
- MOS Non-ideal Characteristics
- Large Signal & Small Signal Models
- pMOS I-V Characteristics
- Small-signal Models Revisited \rightarrow Effective G_m and R_{out}
 - Unified approach for both MOS and BJT
- Gate and Diffusion Capacitance








MOS Capacitor



- Gate and body form MOS capacitor
- Operating modes
 - Accumulation
 - Depletion
 - Inversion






Terminal Voltages



- •Mode of operation depends on V_a, V_d, V_s
 - $V_{qs} = V_q V_s$
 - $V_{gd} = V_g V_d$
 - $V_{ds} = V_{d} V_{s} = V_{qs} V_{qd}$
- Source and drain are symmetric diffusion terminals
 - By convention, source is terminal at lower voltage
 - Hence $V_{ds} \ge 0$
- •nMOS body is grounded. First assume source is 0 too.
- Three regions of operation
 - Cutoff
 - Linear
 - Saturation






NMOS Cutoff and Linear Regions



- Cutoff
 - No channel
 - $I_{ds} \approx 0$

Linear Region


- Channel forms
- Current flows from d to s
 - e from s to d
- I_{ds} increases with V_{ds}
- Similar to linear resistor





MOSFET Characteristics






- The MOS characteristics are measured by varying V_G while keeping V_D constant, and varying V_D while keeping V_G constant.
- (d) shows the voltage dependence of channel resistance.





L and t_{ox} Dependence






Small gate length and oxide thickness yield low channel resistance, which will increase the drain current.





Effect of W






- As the gate width increases, the current increases due to a decrease in resistance. However, gate capacitance also increases thus, limiting the speed of the circuit.
- An increase in W can be seen as two devices in parallel.





Channel Potential Variation






 Since there's a channel resistance between drain and source, and if drain is biased higher than the source, channel potential increases from source to drain, and the potential between gate and channel will decrease from source to drain.





Channel Pinch-Off and NMOS is Saturation





(c)

- As the potential difference between drain and gate becomes more positive, the inversion layer beneath the interface starts to pinch off around drain.
- When $V_D V_G = V_{th}$, the channel at drain totally pinches off, and when $V_D V_G > V_{th}$, the channel length starts to decrease.
- Channel pinches off
- I_{ds} independent of V_{ds}
- We say current saturates
- Similar to current source

 L_1 L

(b)

0





I-V Characteristics



- In Linear region, I_{ds} depends on
 - How much charge is in the channel?
 - How fast is the charge moving?
- MOS structure looks like parallel plate capacitor while operating in inversions
 - Gate oxide channel

$$Q_{channel} = CV$$
 $C = C_g = \epsilon_{ox}WL/t_{ox} = C_{ox}WL$ $V = V_{gc} - V_t = (V_{gs} - V_{ds}/2) - V_t$









NMOS I-V Characteristic



- Charge is carried by e-
- Electrons are propelled by the lateral electric field between source and drain

$${ullet} E = V_{ds}/L$$

- Carrier velocity v proportional to lateral E-field
 - $\mathbf{v} = \mathbf{E}$

μ called mobility

- Time for carrier to cross channel:
 - t = L/v
- Now we know
 - How much charge $Q_{channel}$ is in the channel
 - How much time t each carrier takes to cross

$$egin{aligned} I_{ds} &= rac{Q_{channel}}{t} \ &= \mu C_{ox} rac{W}{L} \left(V_{gs} - V_t - rac{V_{ds}}{2}
ight) V_{ds} \ &= eta \left(V_{gs} - V_t - rac{V_{ds}}{2}
ight) V_{ds} \quad & ext{where, } eta = \mu C_{ox} rac{W}{L} \end{aligned}$$





NMOS Saturation I-V



- If V_{gd} < V_t, channel pinches off near drain
 - When $V_{ds} > V_{dsat} = V_{qs} V_{t}$, $(V_{dsat} = V_{qs} + V_{t})$ equivalent to V_{ov} and V_{eff}
- Now drain voltage no longer increases current

$$egin{aligned} I_{ds} &= eta \left(V_{gs} - V_t - rac{V_{dsat}}{2}
ight) V_{dsat} \ &= eta \left(V_{gs} - V_t
ight)^2 \end{aligned}$$

Shockley's 1st-Order Transistor Models


$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} \left(V_{gs} - V_t \right)^2 & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$





Different Regions of Operation










How to Determine 'Region of Operation'






- When the potential difference between gate and drain is greater than V_{TH}, the MOSFET is in triode region.
- When the potential difference between gate and drain becomes equal to or less than V_{TH}, the MOSFET enters saturation region.





Triode or Saturation?






When the region of operation is not known, a region is assumed (with an intelligent guess). Then, the final answer is checked against the assumption.



Channel-Length Modulation






The original observation that the current is constant in the saturation region is not quite correct. The end point of the channel actually moves toward the source as V_D increases, increasing I_D. Therefore, the current in the saturation region is a weak function of the drain voltage.





λ and L





- The channel- length modulation factor can be controlled by the circuit designer.
- For long L, the channel-length modulation effect is less than that of short L.





Transconductance



W/L Constant V _{GS} −V _{TH} Variable	W/L Variable V _{GS} −V _{TH} Constant	$rac{W}{L}$ Variable I_D Constant
$g_{ m m}^{} \! \propto \! \sqrt{I_{ m D}}$ $g_{ m m}^{} \! \propto \! V_{ m GS}^{} \! - \! V_{ m TH}^{}$	$egin{aligned} g_{m}^{} & \propto I_{D} \ & & & & & & & & & & & & & & & & & &$	$g_{ m m} \! \propto \! \sqrt{rac{W}{L}}$ $g_{ m m} \! \propto \! rac{1}{V_{ m GS} \! - \! V_{ m TH}}$

$$g_{m} = \mu_{n} C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$$
 $g_{m} = \sqrt{2\mu_{n} C_{ox} \frac{W}{L} I_{D}}$ $g_{m} = \frac{2I_{D}}{V_{GS} - V_{TH}}$


- Transconductance is a measure of how strong the drain current changes when the gate voltage changes.
- It has three different expressions.





Doubling of g_m Due to Doubling W/L





• If W/L is doubled, effectively two equivalent transistors are added in parallel, thus doubling the current (if V_{GS} - V_{TH} is constant) and hence g_m .





Velocity Saturation



$$I_{D} = v_{sat} \cdot Q = v_{sat} \cdot WC_{ox} (V_{GS} - V_{TH})$$


$$g_{m} = \frac{\partial I_{D}}{\partial V_{GS}} = v_{sat} WC_{ox}$$

- Since the channel is very short, it does not take a very large drain voltage to velocity saturate the charge particles.
- In velocity saturation, the drain current becomes a linear function of gate voltage, and gm becomes a function of W.



Body Effect





$$V_{TH} = V_{TH0} + \rho \left(\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right)$$


As the source potential departs from the bulk potential, the threshold voltage changes.





Large-Signal Models






Based on the value of V_{DS} MOSFET can be represented with different large-signal models.



Example: Behavior of I_D with V₁ as a Function






Since V₁ is connected at the source, as it increases, the current drops.





Small-Signal Model






- When the bias point is not perturbed significantly, small-signal model can be used to facilitate calculations.
- **■** To represent channel-length modulation, an output resistance is inserted into the model.



PMOS Transistor






- MOS device where holes are the dominant carriers are called the PMOS transistor.
- It behaves like an NMOS device with all the polarities reversed.



PMOS Equations





$$egin{aligned} I_{d,sat} &= \mu_p C_{ox} rac{W}{L} \left(V_{SG} - V_{TH}
ight)^2 \left(1 - \lambda V_{SD}
ight) \ I_{d,tri} &= \mu_p C_{ox} rac{W}{L} \left[2 (V_{SG} - V_{TH}) V_{SD} - V_{SD}^2
ight] \end{aligned}$$

$$I_{d,sat} = \mu_p C_{ox} rac{W}{L} \left(\left| V_{GS}
ight| - \left| V_{TH}
ight|
ight)^2 \left(1 - \lambda |V_{DS}|
ight)$$

$$I_{d,tri} = \mu_p C_{ox} rac{W}{L} \left[2(|V_{GS}| - |V_{TH}|)|V_{DS}| - |V_{DS}|^2
ight]$$








Small-Signal Model of PMOS Device





- Small-signal model of PMOS introduced using the diode connection for NMOS and PMOS.
- The small-signal model of PMOS device is identical to that of NMOS transistor; therefore, R_x equals R_y and hence (1/gm)||r_o.






Example



For a 0.6 mm process:

- From AMI Semiconductor
- $t_{ox} = 100 \text{ Å}$
- $m = 350 \text{ cm}^2/\text{V*s}$
- $V_{t} = 0.7 \text{ V}$
- Plot I_{ds} vs. V_{ds}
 - $V_{qs} = 0, 1, 2, 3, 4, 5$
 - Use W/L = 4/2 I




$$eta = \mu C_{ox} rac{W}{L} = (350) \left(rac{3.9 imes 8.85 imes 10^{-14}}{100 imes 10^{-8}}
ight) rac{W}{L} = 120 rac{W}{L} \mu A/V^2$$



PMOS I-V: Example



- All dopings and voltages are inverted for pMOS
 - Source is the more positive terminal
- Mobility μ_p is determined by holes
 - Typically 2-3x lower than that of electrons μ_n
 - 120 cm²/V•s in AMI 0.6 mm process
- Thus PMOS must be wider to provide same current
 - In this class, assume μ_n/μ_p = 2





MOS Capacitance



- Any two conductors separated by an insulator have capacitance → provided there is a voltage difference between the two conductors.
- C = $\Delta Q/\Delta V$
- Gate to channel capacitor is very important
 - Creates channel charge necessary for operation
- Source and drain have capacitance to body
 - Across reverse-biased diodes
 - Called diffusion capacitance because it is associated with source/drain diffusion






Gate Capacitance



Approximate channel as connected to source

$$C_{gs} = rac{\epsilon_{ox}WL}{t_{ox}} = C_{ox}WL = C_{per-micron}W$$

 $C_{per-micron}$ is typically about 2 fF/ μ m








Diffusion Capacitance




- C_{sb}, C_{db}
- Undesirable, called parasitic capacitance
- Capacitance depends on area and perimeter
 - Use small diffusion nodes
 - Comparable to C_g for contacted diffusion
 - ½ C_g for uncontacted
 - Varies with process





MOS Capacitance-A Closer Look










Transistor In Cutoff






- **☐** When the transistor is off, no carriers in channel to form the other side of the capacitor.
 - Substrate acts as the other capacitor terminal
 - Capacitance becomes series combination of gate oxide and depletion capacitance





Transistor In Cutoff (contd.)






- \Box When $|V_{GS}| < |V_T|$, total C_{GCB} much smaller than $W \bullet L \bullet C_{OX}$ i.e. $C_{GCB} = 0$.
- \Box If V_{GS} is very negative for NMOS, depletion region shrinks and C_{GCB} goes back to \sim W•L•C_{OX}





Transistor In Linear Region






- ☐ Channel is formed and acts as the other terminal
 - C_{GCB} drops to zeros (shielded by channel)
- ☐ Model by splitting oxide cap equally between source and drain
 - Changing either voltage changes the channel charge.





Transistor In Saturation Region






- ☐ Changing source voltage doesn't change V_{GC} uniformly
 - E.g. V_{GC} at pinch off point still V_{TH}
- Bottom line: $C_{GCS} \approx (2/3) \bullet W \bullet L \bullet C_{OX}$





Transistor In Saturation Region (contd.)





- ☐ Drain voltage no longer affects channel charge
 - Set by source and V_{DS SAT}
- \Box If change in charge is 0, C_{GCD} =0.







Gate Capacitance (contd.)



□ Capacitance (per area) from gate across the oxide is W•L•C_{ox}, where $C_{ox}=\varepsilon_{ox}/t_{ox}$





$$C_{gate}$$
 vs. V_{GS} (with $V_{DS} = 0$)


C_{gate} vs. operating region





Gate Overlap Capacitance






Off/Linear/Saturation \rightarrow $C_{GSO} = C_{GDO} = C_{O}.W$





Gate Fringe Capacitance





Cross section

- \Box C_{ov} not just from metallurgic overlap \rightarrow get fringing fields too.
- ☐ Typical values: ~0.2fF•W(in μm)/edge





Diffusion Capacitance



Bottom


- Area cap
- ullet $C_{bottom} = C_j L_S W$, where $C_j = C_J \left(1 + rac{V_{sb}}{\Psi_0}
 ight)^{-M_j}$

Sidewalls

- Perimeter cap
- $ullet C_{sw} = C_{isw}(2L_S + W)$, where $C_{jsw} = C_{JSW} \left(1 + rac{V_{sb}}{\Psi_{SW}}
 ight)^{-M_{jsw}}$

□ Gate Edge

$$ullet C_{ge} = C_{jgate}W, ext{where} \ C_{jgate} = C_{JSW}\left(1+rac{V_{sb}}{\Psi_{SWG}}
ight)^{-M_{jswg}}$$



 $oxedsymbol{\Box} \ \Psi_{0,SW,SWG} = V_T ext{ln}\left(rac{N_A N_D}{n_z^2}
ight)$ is the built-in potential dependent on doping level and $extst{V}_{ extst{T}}$ is the thermal voltage.





Capacitance Summary



□ Gate-Channel Capacitance

■
$$C_{GC} \approx 0$$
 (|VGS| < |VT|)

■ 50% Gate-Source and 50% Gate-Drain

100% Gate-Source

☐ Gate Overlap capacitance

■ Junction/Diffusion Capacitance





Introduction to Noise in Transistors



- □Electrical noise is current or voltage signal that is unwanted in electrical circuit
- ■Noise is not deterministic but is random.
- How do you analyze random process => Statistically
- Instantaneous amplitude of noise is not predictable
- In most cases average power of noise can be predicted
- Most of the sources of noise in circuits exhibit constant average power
- □ For Periodic Signal,
 - => Average power dissipated =

$$P_{av} = rac{1}{T} \int_{-T/2}^{T/2} rac{v^2(t)}{R_L} dt$$

where, v(t) = periodic voltage source





Introduction to Noise in Transistors



□How to define P_{av} for a random Signal:

$$P_{av} = \lim_{T o \infty} rac{1}{T} \int_{-T/2}^{T/2} rac{x^2(t)}{R_L} dt$$

- **□**Where, x(t) is a voltage quantity
- ■To simplify calculations we define ,

$$P_{av} = \lim_{T o \infty} rac{1}{T} \int_{-T/2}^{T/2} x^2(t) dt$$

And is expressed as V^2 rather than W.

 \square Root-mean-square (RMS) voltage for noise is $\sqrt{P_{av}}$











- Shows how much power the signal carries at each frequency
- \square PSD, $S_x(f)$ of a random waveform x(t) is defined as the average power carried by x(t) in 1Hz bandwidth around "f"





Power Spectral Density





- Most electrical circuit noise sources have predictable spectrum
- $\square S_x(f)$ is expressed in V^2/Hz rather than W/Hz
- ☐ Common type of PSD => White Spectrum










 \square If signal with spectrum $S_x(f)$ is applied to a linear time invariant (LTI) system with transfer function H(s), then the output spectrum is given by,



 \square For real x(t), $S_x(f)$ is an even function. So total power carried by x(t) in the


frequency range
$$[f_1]f_2]$$
 is equal to,
$$P_{f_1,f_2}=\int_{-f_2}^{-f_1}S_X(f)df+\int_{f_1}^{f_2}S_X(f)df$$
 $=>P_{f_1,f_2}=\int_{f}^{f_2}2S_X(f)df$






Two-sided Vs One-sided PSD









Amplitude Distribution or Probability Density Function



- If we take various noise samples and find out how often each sample comes we can construct a plot showing distribution of each sample
- The plot is called "Probability Density Function(PDF)"
- □The distribution of x(t) is defined as,

$$P_X(x)dx = \text{Probability of } x < X < x + dx$$

where X is the measured value of X(t) at some point in time

- ☐ Gaussian or Normal Distribution:
 - □The central limit theorem states that if many independent random processed with arbitrary PDFs are added, the PDF of the sum approaches a **Gaussian distribution**
 - $\square pdf$ is given by,

$$P_X(x) = rac{1}{\sigma\sqrt{2\pi}}exp\Big(rac{-(x-m)^2}{2\sigma^2}\Big)$$





Correlated and Uncorrelated Sources



□If we add two noise sources the average power of the sum is given by,

$$P_{av} = \lim_{T o \infty} rac{1}{T} \int_{-T/2}^{T/2} [x_1(t) + x_2(t)]^2 dt$$

$$P_{av} = \lim_{T \to \infty} \frac{1}{T} \int_{-T/2}^{T/2} x_1^2(t) dt + \lim_{T \to \infty} \frac{1}{T} \int_{-T/2}^{T/2} x_2^2(t) dt + \lim_{T \to \infty} \frac{1}{T} \int_{-T/2}^{T/2} 2x_1(t) x_2(t) dt$$

$$=>P_{av}=P_{av1}+P_{av2}+\lim_{T o\infty}rac{1}{T}\underbrace{\int_{-T/2}^{T/2}2x_{1}(t)x_{2}(t)dt}_{Correlation}$$

 \square If $X_1(t)$ and $X_2(t)$ are generated by independent sources then the integration vanishes and the signals are said to be "Uncorrelated" otherwise they are "correlated".

$$ullet$$
 Signal-to-Noise Ratio = $SNR=rac{P_{sig}}{P_{noise}}$ where, $P_{noise}=\int_{-\infty}^{\infty}S_{noise}df$









- □Identify the sources of noise (e.g., resistors, transistors, etc.) and write down the spectrum of each.
- ☐ Find the transfer function from each noise source to the output (as if the source were a deterministic signal), using principle of superposition.
- $S_Y(f) = S_X(f)|H(f)|^2$ to calculate the output noise ■Utilize the theorem spectrum contributed by each noise source (The input signal is set to zero.).
- Add all the output spectra, paying attention to correlated and uncorrelated sources.

❖The above procedure gives the output noise spectrum

❖Integrate from $-\infty$ to $+\infty$ to yield the total output noise

- ■Two popular kinds of circuit noise:
 - Thermal Noise
 - Flicker Noise











□Resistor Noise:

□Random motion of electrons causes fluctuations in the voltage measured across conductor



□Ex.












■Transfer function

$$rac{V_{OUT}}{V_R} = rac{1}{1+RCs}$$
 $extstyle{V_R^2}iggr_-^+$



$$egin{aligned} lacksymbol{\Box} ext{PSD of } V_R ext{ is, } S_R(f) &= 4kTR \ S_{OUT}(f) &= S_R(f) \Big| rac{V_{OUT}}{V_R}(j\omega) \Big|^2 \ S_{OUT}(f) &= 4kTR rac{1}{1 + 4\pi^2 R^2 C^2 f^2} \end{aligned}$$

$$egin{aligned} egin{aligned} egin{aligned} egin{aligned} egin{aligned} egin{aligned} AkTR \ P_{n,OUT} = \int_0^\infty rac{4kTR}{1+4\pi^2R^2C^2f^2} df \end{aligned}$$

$$igcup ext{Since,} \qquad \qquad \int rac{dx}{1+x^2} = tan^{-1}(x)$$





Thermal Noise-Resistor Noise (2)




□We get,

$$P_{n,OUT} = rac{2kT}{\pi C}tan^{-1}u\Big|_{u=0}^{\infty}$$

$$P_{n,OUT} = \frac{kT}{C} =>$$
Independent of "R"

- □It is independent of R because for large R the PSD increases but bandwidth reduces and vice versa for smaller $R \Rightarrow$ Average power is independent of "R"
- ■Thermal nois



current source as shown below

$$\overline{I_n}^2 = rac{\overline{V_n}^2}{R} = rac{4kT}{R} \ A^2/Hz$$






Thermal Noise-MOS I_D Noise



■MOSFET Thermal Noise:


□ For MOSFETs in saturation the channel noise is modelled as a current source between source and drain, as shown below



 $\Box \gamma = 2/3$ for long channel devices

$$\overline{V_{n,OUT}^2} = \overline{I_n^2} r_0^2$$

$$=> \overline{V_{n,OUT}^2} = 4kT\gamma g_m r_0^2$$








Thermal Noise-MOS Terminal Resistance Noise (1)



■MOSFET Thermal noise due to Gate Resistance and Source









Thermal Noise-MOS Terminal Resistance Noise (2)














Flicker Noise (1)



□ Flicker Noise:



- □ Dangling bonds give rise to extra energy states
- □ As charge carriers move at the interface some are randomly trapped and later released resulting in Flicker Noise
- □Depending on how clean the "oxide-silicon" interface is flicker noise can vary a lot from one CMOS technology to another






Flicker Noise (2)



□Flicker noise is modeled as a voltage source in series with gate, and the *PSD* is given by,

$$\overline{V_n^2} = rac{K}{C_{ox}WL}rac{1}{f} <= ext{Also called } 1/f ext{ noise}$$

■Where, K is a process dependent parameter of the order of $10^{-25}V^2$ F





Flicker Noise (3)



- □ Example: For an NMOS calculate total thermal noise and 1/f noise drain current from 1 kHz to 1 MHz
- □Answer: PSD of thermal noise current =

$$4KT(rac{2}{3}g_m)=\overline{I_{n,TH}^2}$$

■Total thermal noise current from 1KHz to 1MHz is

$$\overline{I_{n,TH,TOTAL}}^{2} = 4KT \frac{2}{3} g_{m} (1 \times 10^{6} - 1 \times 10^{3}) A^{2}$$

$$= > \overline{I_{n,TH,TOTAL}}^{2} = 4KT \frac{2}{3} g_{m} \times 10^{6} A^{2}$$

■The drain current due to flicker noise voltage is,

$$\overline{I_n}_{,flicker}^2 = rac{K}{C_{or}WL}rac{1}{f}g_m^2$$





Flicker Noise (4)



 \square => Total 1/f noise from 1 kHz to 1 MHz

$$egin{align} \overline{I_n}_{,1/f,TOTAL}^2 &= rac{Kg_m^2}{C_{ox}WL} \int_{1kHz}^{1MHz} rac{df}{f} \ & \ \overline{I_n}_{,1/f,TOTAL}^2 &= rac{Kg_m^2}{C_{ox}WL} ln 10^3 \ & \ \end{matrix}$$


- □Note: Total flicker noise from DC to some frequency -> ∞
- □But to measure noise power due to very low frequency we have to wait a long time => not possible
- PMOS exhibit less 1/f noise than NMOS as the PMOS conduct by holes which are further away from the oxide-silicon interface → less frequent trap and release of carriers, i.e., holes.





Concept of Flicker noise corner frequency





$$4kTrac{2}{3}g_m = rac{K}{C_{ox}WL}rac{1}{f_c}g_m^2$$
 $f_c = rac{K}{C_{ox}WL}g_mrac{3}{8kT}$

 $\square = f_c$ depends on device dimension and bias current

