2011-14 Bacca 2019 SHA IEED BHAGAT SINGH STATE TECHNICAL CAMPUS, FEROZEPUR Total number of pages:[01]

E Willy	B. Tech. ECE 6th Sem
	VLSI Design
	Cala DEPC 604 (Paper ID)

Total number of questions:06 05+2=x

Subject Code: BTLC-004 (Pap

Time at owed: 3 Hrs Import: ut Instructions:

ROLL No:

Max Marks: 60

- A I questions are compulsory
 - A sume any missing data

PAFT A (2×10)

5 nort-Answer Questions:

- a) List the primary constructs o VHDL.
- b) List the different types of operators used in VHDL.
- e) What is a type? List the various data types available in VHDL.
- d) Distinguish between signal and variable?
- e) Write a VHDL code of 2's complement of a 4-bit binary number.
- f) Write a VHDL code of T-Flip Flop.
- g) Describe Enhancement Mode Transistor Action?
- h) Draw nMOS inverter with nMOS Enhancement mode Pull-up transistor.
- Define sheet resistance of a MOS.
- Draw nMOS transistor mode.

PART B (8×5)

2	Explain scalar data types in detail? OR Explain any four sequential statements used in VHDL modeling	COI
3.	Design 4-bit parallel adder using Full Adder as a component OR Design 4x1 multiplexer using VHD	CO2
4.	Design mod-6 synchronous up counter using VHDL OR Design 4-bit Serial Shift Left Register using VHDL.	CO3
5.	lerive the relation between the current l _{ds} and voltage V _{ds} in nMOS transistor. CR I erive an expression for the Pull up to Pull Down (Z _{P,U} /Z _{P,D}) ratio for an MOS Inverter driven by another nMOS Inverter?	CO4
6.	I xplain CMOS inverter and draw its transfer characteristics. (R I ist the various scaling models of MOS circuits. Compute the scaling factors (Gate Area and Current Density	CO4