SH	AHEED BHAGAT SINGH STATE TECHNICAL CAMPUS, FERO	
ROL	L NO : THE TECHNICAL CAMPUS, FERO	ZEPUR
	Lotal number of	pages;[01]
Total	number of questions:07	
	B.C.A. / 2 nd Sem	
	Computer Organization and Architecture	
	Subject Code: BCAP1-207 (RC)RP)	
Time	allowed: 3 Hrs (2015 both onwords) Max Marl	1
	riant Instructions:	cs: 60
	All questions are compulsory	
Q. I.	Answer in brief: PART A (10x 2marks)	
1	(a) Differentiate computer organization and computer architecture.	
	(b) What is BUS?	
	(c) What is interrupt?	
	(d) Define associative memory.	
	(e) What do you mean by addressing modes?	
	(f) What is the difference between ROM and Cache memory?	
	(g) List various micro operations.	
	(h) What is DMA?	
	(i) Define hit ratio.	
	(j) What is register set?	
	PART B (5×8marks)	
Q. 2.	What do you mean by SISD, SIMD, and MIMD architecture?	COI
	OR	
	Give the difference between hardwired and micro programmed control unit.	COI
Q. 3.	Explain working of 16 bit common bus system.	CO2
	OR	
0.4	What is the function of DMA controller?	CO ₂
Q. 4.	Explain the role of Cache memory. Discuss various mapping procedures used for	CO3
	cache memory organization.	
	OR Differentiate LBH and EIFO	
Q. 5.	Differentiate LRU and FIFO page replacement algorithm.	CO3
4.0.		CO4
	OR Explain instruction evels and its above with	
Q. 6.	Explain instruction cycle and its phase with a diagram. Explain synchronous data transfer technique.	CO4
100	the state of the s	CO4
	OR Explain the role of the input-output interface.	Parameter and
	merrace.	CO4