

QArchGauge procedure

same input, native deadline, quantum circuit metadata, and projection knobs stay in one case record

1

1. Shared application case: input, seed, quality metric, tolerance

2

2. Native HPC path
 T_{native}, Q_{native}
exact / Krylov / heur.

3

3. Quantum-circuit path
 T_{qsim}, Q_q
VQE / QAOA / Trotter

4

4. Auditable case record
runtime, quality gap,
gates, shots, evals

Logical ops
 t_1, t_2, t_m

Shot lanes
 P_{shots}

Decode/I/O
+ queue

Quality recovery
 R_q

5

Runtime gate
 $T_{qhw} < T_{native}$

Target map
amount + location