ASoc Lab1-1

Show the code that you use to program configuration address
 ['h3000_5000]

```
task user_prj1_cfg; //
                              ////input [11:0] offset;
////input [3:0] sel;
669
                                                                           //4K range
670
671
                               input [31:0] data;
673
                                               @ (posedge soc_coreclk);
wbs_adr <= 32'h3000_5000;</pre>
674
675
                                                                                            //only provide DW address
                                                 //wbs_adr[11:2] <= offset[11:2];
676
677
678
                                                wbs_wdata <= data;
679
                                                //wbs_sel <= sel;
680
                                                wbs sel <= 4'b1111;
                                                wbs_cyc <= 1'b1;
wbs_stb <= 1'b1;
681
682
                                                wbs_we <= 1'b1;
684
685
                                                @(posedge soc_coreclk);
686
                                                while(wbs ack==0) begin
                                                         @(posedge soc_coreclk);
687
689
                                                $display($time, "=> user_prj1_cfg : wbs_adr=%x, wbs_sel=%b, wbs_wdata=%x", wbs_adr, wbs_sel, wbs_wdata);
690
691
                                       end
                              endtask
```

2. Explain why "By programming configuration address ['h3000_5000], signal user_prj_sel[4:0] will change accordingly"?

```
668 669
                                             task user_prj1_cfg;
                                             //input [11:0] offset;
//input [3:0] sel;
input [31:0] data;
                                                                                                 //4K range
670
671
672
673
674
675
                                                                      @ (posedge soc_coreclk);
wbs_adr <= 32'h3000_5000;
//wbs_adr[11:2] <= offset[11:2];</pre>
676
677
678
                                                                                                                                       //only provide DW address
                                                                       wbs wdata <= data:
                                                                      wbs_wdata <= data;
//wbs_sel <= sel;
wbs_sel <= 4'b1111;
wbs_cyc <= 1'b1;
wbs_stb <= 1'b1;</pre>
679
680
681
682
683
684
                                                                       wbs_we <= 1'b1;
                                                                       @(posedge soc_coreclk);
while(wbs_ack==0) begin
685
686
687
688
689
                                                                                   @(posedge soc_coreclk);
690
691
                                                                       $display($time, "=> user_prj1_cfg : wbs_adr=%x, wbs_sel=%b, wbs_wdata=%x", wbs_adr, wbs_sel, wbs_wdata);
                                                          end
692
                                             endtask
```

1665=> user_prj1_cfg : wbs_adr=30005000, wbs_sel=1111, wbs_wdata=00000001

User_prj_sel 預設為 0,透過 program 32'd1(wbs_wdata=00000001)會將 user_prj_sel 變為 user_prj1.

3. Briefly describe how you do FIR initialization (tap parameter, length) from SOC side (Test#1)

```
513
                                                                                                                   //4.Program data length
                                                                                                                   soc_up_cfg_write(12'h10, 4'b1111, DATA_LENGTH);
                                                                                                                //5. Program tap parameters
soc_up_cfg_write(12'h20, 4'b1111, 32'd0);
soc_up_cfg_write(12'h24, 4'b1111, -32'd10);
soc_up_cfg_write(12'h22, 4'b1111, -32'd3);
soc_up_cfg_write(12'h32, 4'b1111, 32'd33);
soc_up_cfg_write(12'h34, 4'b1111, 32'd33);
soc_up_cfg_write(12'h34, 4'b1111, 32'd33);
soc_up_cfg_write(12'h34, 4'b1111, 32'd33);
soc_up_cfg_write(12'h44, 4'b1111, -32'd3);
                                    517
                                    519
                                    521
                                    523
                                    525
                                                                                                                 soc_up_cfg_write(12'h48, 4'b1111, 32'd0);
                                    527
                                    528
529
                                                                                                                  //6. Read back data length & check
                                                                                                                  soc_UP_cfg_read_and_check(12'h10, 4'b1111, DATA_LENGTH);
                                                                                                                //7. Read back tap parameters & check
soc_UP_cfg_read_and_check(12'h20, 4'b1111, 32'd0);
soc_UP_cfg_read_and_check(12'h24, 4'b1111, -32'd0);
soc_UP_cfg_read_and_check(12'h28, 4'b1111, -32'd9);
soc_UP_cfg_read_and_check(12'h26, 4'b1111, 32'd23);
soc_UP_cfg_read_and_check(12'h34, 4'b1111, 32'd36);
soc_UP_cfg_read_and_check(12'h34, 4'b1111, 32'd36);
soc_UP_cfg_read_and_check(12'h34, 4'b1111, 32'd3);
soc_UP_cfg_read_and_check(12'h40, 4'b1111, 32'd3);
soc_UP_cfg_read_and_check(12'h40, 4'b1111, -32'd9);
soc_UP_cfg_read_and_check(12'h44, 4'b1111, -32'd0);
soc_UP_cfg_read_and_check(12'h44, 4'b1111, -32'd0);
soc_UP_cfg_read_and_check(12'h48, 4'b1111, -32'd0);
                                    531
                                    533
                                    535
                                    537
                                    539
540
                                    541
                                                                                                                 soc_UP_cfg_read_and_check(12'h48, 4'b1111, 32'd0);
task soc_up_cfg_write;
    input [11:0] offset;
    input [3:0] sel;
    input [31:0] data;
                                                                                                      //4K range
                     begin
                                         @ (posedge soc_coreclk);
wbs_adr <= UP_BASE;
wbs_adr[11:2] <= offset[11:2];</pre>
                                                                                                                                          //only provide DW address
                                          wbs_sel <= sel;
wbs_cyc <= 1'b1;
wbs_stb <= 1'b1;
                                          wbs_we <= 1'b1;
                                         @(posedge soc_coreclk);
while(wbs ack==0) begin
                                                              @(posedge soc_coreclk);
                                         $display($time, "=> soc_up_cfg_write : wbs_adr=%x, wbs_sel=%b, wbs_wdata=%x", wbs_adr, wbs_sel, wbs_wdata);
```

利用 soc_up_cfg_write 這個 function 從 SoC side 將 tap parameter,length program 進去.

下圖為 soc up cfg write 的 function.

會分別寫入 tap parameter 和 data_length, 先寫入 4. data_length 12'h10 後再寫入 tap parameter, 這部分是 SoC side.

4. Briefly describe how you do FIR initialization (tap parameter, length) from FPGA side (Test#2)

```
//4.Program data length
FPGA_cfg_write(28'h10, DATA_LENGTH);

//5. Program tap parameters
FPGA_cfg_write(28'h20, 32'd0);
FPGA_cfg_write(28'h24, -32'd10);
FPGA_cfg_write(28'h24, -32'd3);
FPGA_cfg_write(28'h24, -32'd3);
FPGA_cfg_write(28'h36, 32'd56);
FPGA_cfg_write(28'h36, 32'd56);
FPGA_cfg_write(28'h38, 32'd56);
FPGA_cfg_write(28'h38, 32'd56);
FPGA_cfg_write(28'h36, 32'd23);
FPGA_cfg_write(28'h36, -32'd9);
FPGA_cfg_write(28'h44, -32'd9);
FPGA_cfg_write(28'h44, -32'd10);
FPGA_cfg_write(28'h44, -32'd10);
FPGA_cfg_read_and_check(32'h10, DATA_LENGTH);

//6. Read back data length & check
FPGA_cfg_read_and_check(32'h20, -32'd0);
FPGA_cfg_read_and_check(32'h20, -32'd0);
FPGA_cfg_read_and_check(32'h20, -32'd0);
FPGA_cfg_read_and_check(32'h20, -32'd3);
FPGA_cfg_read_and_check(32'h20, -32'd3);
FPGA_cfg_read_and_check(32'h20, -32'd3);
FPGA_cfg_read_and_check(32'h30, -32'd56);
FPGA_cfg_read_and_check(32'h30, -32'd56);
FPGA_cfg_read_and_check(32'h30, -32'd3);
FPGA_cfg_read_and_check(32'h30, -32'd3);
FPGA_cfg_read_and_check(32'h30, -32'd3);
FPGA_cfg_read_and_check(32'h30, -32'd3);
FPGA_cfg_read_and_check(32'h30, -32'd3);
FPGA_cfg_read_and_check(32'h40, -32'd10);
```

大致同 3,利用 FPGA_cfg_write 從 FPGA side 將 tap parameter,length program 進去.

下圖為 FPGA_cfg_wrrite 的 function.

5. Briefly describe how you feed in X data from FPGA side

```
// FIR data X, Y stream data from FPGA side

task Start_FIR_data_from_FPGA;

soc_to_Fpga_axts_expect_count = 0;

soc_to_fpga_axts_expect_count, soc_to_fpga_axts_expect_count;

if (soc_to_fpga_axts_expect_count = 0;

soc_to_fpga_axts_expect_count, soc_to_fpga_axts_expect_count;

error_cnt = error_cnt + 1;

error_cnt = error_cnt + 1;

for(j=0; j-OATA_LENGH); j+j+l)begin

check_cnt = (heck_cnt + 1;

for(j=0; j-OATA_LENGH); j+j+l)begin

soc_to_fpga_axis_captured[j]);

end

for(j=0; j-OATA_LENGH); j+j+l)begin

for(j=0; j-OATA_LENGH); j+j+l)begin

soc_to_fpga_axis_captured[j]);

end

for(j=0; j-OATA_LENGH); j+j+l)begin

for(j=0; j-OATA_LENGH);
```

這個 task 會開始 FIR 的 stream 以開始 data 的傳輸,將 X 從 0-63 經由 AXI-Stream 傳入.

6. Briefly describe how you get output Y data in testbench, and how to do comparison with golden values

Y[n]的傳輸也和 5.大致相同由 AXI-Stream 傳輸,只是會多了 reset 的步驟讓 data 在 0-63 而不是從 64 開始.

```
task ColdenAxts;

reg [31:0]golden_y;

begin

disalay(Start Colden v to AXIS');

(passing Fopa_coreclk);

fopa_sa_t_t_ready c:


fopa_sa_t_ready c:

for f_ready c:
```

 $\begin{array}{lll} & & & & & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\$

利用 golden2axis 這個 task 去比對,主要是用 for loop 裡面的判別式的 golden_y 來判斷跑出來的答案有沒有和 golden value 相同.


7. Screenshot simulation results printed on screen, to show that your Test#1 & Test#2 complete successfully



8. Screenshot simulation waveform:

Configuration cycle (when we program ['h3000_5000] = 32'h01, signal user_prj_sel changes accordingly)
 AXI-Lite transaction cycles (feed in tap parameters, data_length)
 Stream-in, Stream-out

['h3000_5000] = 32'h01, signal user_prj_sel changes accordingly



圖中最下面的 data 為 testbench 中控制 enable user_prj1 的信號,輸出 32'h01 後 user_prj_sel 會變為 1.

AXI-Lite transaction cycles (feed in tap parameters, data_length)




可由 axilite 的 R/W 來看到 tap_Di 和 tap_Do 的數值變化.

具體來說是 awvalid+awready→可以 feed data 給 tap

Arready 拉為 1,當 arready+arvalid→tap_Do,且下個 clk arready 拉為 0 後,過個 clk 再拉回 1.

Stream-in, Stream-out



```
46145=> [PASS] index(j)=
46145=> [PASS] index(j)=
46145=> [PASS] index(j)=
                                                                                                                           = 0000000000000, soc_to_fpga_axis_captured
                                                       O, soc_to_fpga_axis_expect_value
                                                       1, soc_to_fpga_axis_expect_value[
                                                                                                                        1] = 020000000000, soc_to_fpga_axis_captured
                                                                                                                                                                                                              = 020000000000
                                                       2, soc_to_fpga_axis_expect_value[
                                                                                                                        2] = 0400fffffff6, soc_to_fpga_axis_captured
                                                                                                                                                                                                              = 0400ffffff6
46145=> [PASS] index(j)=
                                                       3, soc_to_fpga_axis_expect_value[
                                                                                                                        3] = 0600ffffffe3, soc_to_fpga_axis_captured
                                                                                                                                                                                                              = 0600ffffffe3
46145=> [PASS] index(j)=

46145=> [PASS] index(j)=

46145=> [PASS] index(j)=

46145=> [PASS] index(j)=
                                                      4, soc_to_fpga_axis_expect_value
5, soc_to_fpga_axis_expect_value
                                                                                                                        4] = 0800ffffffe7, soc_to_fpga_axis_captured[
5] = 0a0000000023, soc_to_fpga_axis_captured[
                                                                                                                                                                                                              = 0800ffffffe7
                                                                                                                                                                                                             = 0a0000000023
                                                       6, soc_to_fpga_axis_expect_value[
                                                                                                                        6] = 0c000000009e, soc_to_fpga_axis_captured
                                                                                                                                                                                                              = 0c000000009e
                                                       7, soc_to_fpga_axis_expect_value
                                                                                                                        7] = 0e0000000151, soc_to_fpga_axis_captured
                                                                                                                                                                                                              = 0e0000000151
                                                       8, soc_to_fpga_axis_expect_value
46145=> [PASS] index(j)=
                                                                                                                        8] = 10000000021b, soc_to_fpga_axis_captured
                                                                                                                                                                                                             = 10000000021b
46145=> [PASS] index(j)=
46145=> [PASS] index(j)=
                                                     9, soc_to_fpga_axis_expect_value
10, soc_to_fpga_axis_expect_value
                                                                                                                        9] = 12000000002dc, soc_to_fpga_axis_captured
                                                                                                                                                                                                              = 1200000002dc
                                                                                                                       10] = 140000000393, soc_to_fpga_axis_captured
                                                                                                                                                                                                             = 140000000393
                                                     11, soc_to_fpga_axis_expect_value
                                                                                                                       11] = 16000000044a, soc to fpga axis captured
                                                                                                                                                                                                              = 16000000044
```

ss_tdata 為 stream-in(X[n])信號, sm_tdata 為 stream-out(Y[n]).

下圖為在 terminal 運行的結果,都有正確接收到 value.

9. Debug experience (bug found, and how to fix it)

這個 lab 有遇到的問題是一開始 SoC side 寫過去的值為 0-63,但從 FPGA side 寫回來並未做 reset,因此 test2 會從 64 開始這會造成錯誤,因此需要對 data 的 reg 進行 reset.

```
865
                    task reset_capture_expect;
866
                    begin
867
                            soc_to_fpga_axis_captured_count=0;
                            for(j=0; j<DATA_LENGTH; j=j+1)begin</pre>
868
869
                                    soc_to_fpga_axis_expect_value[j] = 0;
870
                                    soc_to_fpga_axis_captured[j] = 0;
871
                    end
872
873
                            $display("Reset capture and expect done, start transfer X & Y data !!");
874
                    end
                    endtask
876
```