SOC Design

Lab4-1 Execute Code in User Memory

Content

- Prepare firmware code & RTL
 - o FIR in C code
 - Firmware management in main()
 - Linker for address arrangement
 - Design your BRAM in user_project
 - Compilation
- Synthesis & Verification
- Reference
 - https://github.com/bol-edu/caravel-soc_fpga-lab/tree/main/lab-exmem_fir

FIR in C code

- Generate data in header file
- In lab-exmem_fir/testbench/fir.h

```
#ifndef __FIR_H_
 1
       #define __FIR_H_
 3
       #define N 11
 4
 5
       int taps[N] = \{0,-10,-9,23,56,63,56,23,-9,-10,0\};
 6
       int inputbuffer[N];
                                                              Defined by yourself
       int inputsignal[N] = {1,2,3,4,5,6,7,8,9,10,11};
8
       int outputsignal[N];
 9
       #endif
10
```

FIR in C code

• In lab-exmem fir/testbench/fir.c


```
1
       #include "fir.h"
                                      The function is located at section "mprjram". Don't modify it.
2
                            ( section ( ".mprjram" ) )
3
       void attribute
                                                         initfir() {
               //initial your fir
 4
 5
 6
       int* __attribute__ ( ( section ( ".mprjram" ) ) ) fir(){
               initfir();
 8
 9
               //write your fir
10
               return outputsignal;
11
12
```

Firmware management in main()

In lab-exmem_fir/testbench/counter_la_fir.c

```
63
               reg mprj io 31 = GPIO MODE MGMT STD OUTPUT;
64
               reg_mprj_io_30 = GPIO_MODE_MGMT_STD OUTPUT;
65
               reg mprj io 29 = GPIO MODE MGMT STD OUTPUT;
               reg mpri io 28 = GPIO MODE MGMT STD OUTPUT;
66
67
               reg mprj io 27 = GPIO MODE MGMT STD OUTPUT;
68
               reg mprj io 26 = GPIO MODE MGMT STD OUTPUT;
               reg mpr; io 25 = GPIO MODE MGMT STD OUTPUT;
69
70
               reg mprj io 24 = GPIO MODE MGMT STD OUTPUT;
71
               reg mprj io 23 = GPIO MODE MGMT STD OUTPUT;
72
               reg mprj io 22 = GPIO MODE MGMT STD OUTPUT;
               reg mprj io 21 = GPIO MODE MGMT STD OUTPUT;
73
74
               reg mprj io 20 = GPIO MODE MGMT STD OUTPUT;
75
               reg mprj io 19 = GPIO MODE MGMT STD OUTPUT;
76
               reg mprj io 18 = GPIO MODE MGMT STD OUTPUT;
77
               reg mprj io 17 = GPIO MODE MGMT STD OUTPUT;
               reg mprj io 16 = GPIO MODE MGMT STD OUTPUT;
78
 103
                     reg mprj xfer = 1;
 104
                     while (reg mprj xfer == 1);
```

Setting IO pad. CPU will keep idle until reg_mprj_xfer = 0



Linker for address arrangement

In lab-exmem_fir/firmware/section.lds

```
11
       MEMORY {
12
                vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x00000100
13
                dff : ORIGIN = 0x000000000, LENGTH = 0x000000400
14
                dff2 : ORIGIN = 0x00000400, LENGTH = 0x00000200
15
                flash : ORIGIN = 0x10000000, LENGTH = 0x01000000
16
                mpri : ORIGIN = 0 \times 30000000, LENGTH = 0 \times 00100000
17
                mprjram : ORIGIN = 0x38000000, LENGTH = 0x00400000
18
                hk : ORIGIN = 0x26000000, LENGTH = 0x00100000
                                                                  Allocate 4MB memory for mapping but
19
                csr : ORIGIN = 0xf0000000, LENGTH = 0x00010000
                                                                  notice that the size of BRAM in
20
                                                                  user_project is limited
```

Design your BRAM in user_project

- In lab-exmem_fir/rtl/user_proj_example.counter.v
 - Design the controller connected with wishbone bus
 - Response after the parameter Delay

```
48
            input wb clk i,
49
            input wb_rst_i,
                                            wb_clk i
50
            input wbs stb i,
                                           wbs_stb_i
                                           wbs_cyc_i
                                                                  Delay = 10
51
            input wbs cyc i,
                                           wbs_we_i
52
            input wbs we i,
                                           wbs sel i
53
            input [3:0] wbs_sel_i,
                                           wbs dat i
54
            input [31:0] wbs_dat_i,
                                           wbs_adr_i
                                                                               38000000
            input [31:0] wbs_adr_i,
55
                                          wbs ack o
56
            output wbs ack o,
                                          wbs dat o
57
            output [31:0] wbs_dat_o,
                                                                    Read BRAM
```

Design your BRAM in user_project

- In lab-exmem_fir/rtl/bram.v
 - Estimate the required size of BRAM

```
// Define the size of BRAM
17
18
           parameter N = ;
19
           (* ram style = "block" *) reg [31:0] RAM[0:2**N-1];
20
21
22
            always @(posedge CLK)
23
                if(EN0) begin
24
                    Do\theta \leftarrow RAM[A\theta[N-1:\theta]];
25
                    if(WE0[0]) RAM[A0[N-1:0]][7:0] <= Di0[7:0];
26
                    if(WE0[1]) RAM[A0[N-1:0]][15:8] <= Di0[15:8];
27
                    if(WE0[2]) RAM[A0[N-1:0]][23:16] <= Di0[23:16];
28
                    if(WE0[3]) RAM[A0[N-1:0]][31:24] <= Di0[31:24];
29
                end
30
                else
31
                    Do0 <= 32'b0;
```

Compilation

- Given script to compile
 - oriscv32-unknown-elf-gcc -I../../firmware -o counter_la_fir.elf ...
- Transform .elf to .hex
 - riscv32-unknown-elf-objcopy -0 verilog counter_la_fir.elf counter_la_fir.hex
- Export assembly code for debugging
 - riscv32-unknown-elf-objdump -D counter_la_fir.elf > counter_la_fir.out

Compilation

- Simulate by xsim after compiling C code
- Note that .hex is directly written on testbench

```
0
      242
                       spiflash #(
                               .FILENAME("counter_la_fir.hex")
      243
                       ) spiflash (
      244
                               .csb(flash_csb),
      245
      246
                               .clk(flash_clk),
      247
                               .io0(flash_io0),
                               .io1(flash_io1),
      248
      249
                               .io2(),
                                                        // not used
      250
                               .io3()
                                                       // not used
                       ):
      251
```

In this Lab you need to ...

- Write FIR C code
 - o fir.c
 - fir.h
- Write RTL in user_project
 - Controller for delayed response and communication between BRAM and wishbone bus