
丑 1


Opcode _[24:21]	Mnemonic	Meaning	Effect
0000	AND	Logical bit-wise AND	Rd:= Rn AND Op2
0001	EOR	Logical bit-wise exclusive OR	Rd:=Rn EOR Op2
0010	SUB	Subtract	Rd := Rn - Op 2
0011	RSB	Reverse subtract	Rd := Op2 - Rn
0100	ADD	Add	Rd := Rn + Op 2
0101	ADC	Add with carry	Rd := Rn + Op 2 + C
0110	SBC	Subtract with carry	Rd := Rn - Op 2 + C - 1
0111	RSC	Reverse subtract with carry	Rd := Op2 - Rn + C - 1
1000	TST	Test	Scc on Rn AND Op2
1001	TEQ	Test equivalence	Scc on Rn EOR Op 2
1010	CMP	Compare	Scc on Rn - Op 2
1011	CMN	Compare neg ated	Scc on Rn + Op2
1100	ORR	Logical bit-wise OR	Rd:=Rn OR Op2
1101	MOV	Move	$\mathbb{R}d := Op 2$
1110	BIC	Bit clear	Rd:= Rn AND NOT Op 2
1111	MVN	Movenegated	Rd := NOT Op 2


丑 2

값	의미	값	의미	
0	EQ (EQual)	8	HI (unsigned HIgher)	
1	NE (Not Equal)	9	LS (unsigned Lowe or Same)	
2	HS (unsigned Higher or Same)	10	GE (signed Greater than or Equal)	
3	LO (unsigned LOwer)	11	LT (signed Less Than)	
4	MI (Minus, <0)	12	GT (signed Greater Than)	
5	PL (PLus, >=0)	13	LE (signed Less Than or Equal)	
6	VS (oVerflow Set, overflow)	14	AL (ALways)	
7	VC (oVerflow Clear, no overflow)	15	NV (reserved)	



return 1





RegDst(M1) ALUSrc(M2) MemtoReg (M4)RegWrite MemRead MemWrite Branch **ALUOp**

Control signal 표

R-type	0	rs	rt	rd	shamt	funct
	31:26	25:21	20:16	15:11	10:6	5:0
Load/ Store	35 or 43	rs	rt	address		
	31:26	25:21	20:16		15:0	
Branch	4	rs	rt	address		
	31:26	25:21	20:16		15:0	