



# 8086 Interrupts

# Introduction

- An interrupt is used to cause a temporary halt in the execution of program.
- The meaning of 'interrupts' is to break the sequence of operation.
- An Interrupt is a special condition that arises during the working of a Microprocessor

➔ **INTERRUPTS:** 2 main types of interrupt in the 8086 microprocessor,

**i. Internal & External Hardware Interrupts**

**ii. Edge or Level sensitive Interrupts**

**iii. Maskable Interrupts & Non Maskable Interrupts**


## Need for Interrupt:


- Interrupts are particularly useful when interfacing I/O devices, that provide or require data at relatively low data transfer rate.


# Sources of Interrupts

Three types of interrupts sources:

1. An **external signal** applied to NMI or INTR input pin  
**(Hardware Interrupt)**
2. Execution of **Special Interrupt Instruction** **(Software Interrupt)**
3. Interrupt raised due to some **Error Condition** produced in 8086 instruction execution process.  
**(Divide By Zero, Overflow Errors etc)**









# 8086 CPU

Interrupts


Hardware Interrupts

Maskable Interrupts

Non-Maskable Interrupts


GND	□	1	8086	40	□	VCC
AD14	□	2	CPU	39	□	AD15
AD13	□	3		38	□	A16/S3
AD12	□	4		37	□	A17/S4
AD11	□	5		36	□	A18/S5
AD10	□	6		35	□	A19/S6
AD9	□	7		34	□	$\overline{\text{BHE}}/\text{S7}$
AD8	□	8		33	□	$\text{MN}/\overline{\text{MX}}$
AD7	□	9		32	□	$\overline{\text{RD}}$
AD6	□	10		31	□	$\overline{\text{RQ}}/\overline{\text{GT0}}$ (HOLD)
AD5	□	11		30	□	$\overline{\text{RQ}}/\overline{\text{GT1}}$ (HLDA)
AD4	□	12		29	□	$\overline{\text{LOCK}}$ ( $\overline{\text{WR}}$ )
AD3	□	13		28	□	$\overline{\text{S2}}$ (M/ $\overline{\text{IO}}$ )
AD2	□	14		27	□	$\overline{\text{S1}}$ (DT/ $\overline{\text{R}}$ )
AD1	□	15		26	□	$\overline{\text{S0}}$ ( $\overline{\text{DEN}}$ )
AD0	□	16		25	□	QS0 (ALE)
NMI	□	17		24	□	QS1 ( $\overline{\text{INTA}}$ )
INTR	□	18		23	□	$\overline{\text{TEST}}$
CLK	□	19		22	□	READY
GND	□	20		21	□	RESET

# 8086 CPU




GND	1	40	VCC
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	$\overline{\text{BHE}}/\text{S7}$
AD8	8	33	$\text{MN}/\overline{\text{MX}}$
AD7	9	32	$\overline{\text{RD}}$
AD6	10	31	$\overline{\text{RQ}}/\overline{\text{GT0}}$ (HOLD)
AD5	11	30	$\overline{\text{RQ}}/\overline{\text{GT1}}$ (HLDA)
AD4	12	29	$\overline{\text{LOCK}}$ ( $\overline{\text{WR}}$ )
AD3	13	28	$\overline{\text{S2}}$ ( $\text{M}/\overline{\text{IO}}$ )
AD2	14	27	$\overline{\text{S1}}$ ( $\text{DT}/\overline{\text{R}}$ )
AD1	15	26	$\overline{\text{S0}}$ ( $\overline{\text{DEN}}$ )
AD0	16	25	QS0 (ALE)
NMI	17	24	QS1 ( $\overline{\text{INTA}}$ )
INTR	18	23	$\overline{\text{TEST}}$
CLK	19	22	READY
GND	20	21	RESET

# 8086 CPU




GND	<input type="checkbox"/>	1	40	<input type="checkbox"/>	VCC
AD14	<input type="checkbox"/>	2	39	<input type="checkbox"/>	AD15
AD13	<input type="checkbox"/>	3	38	<input type="checkbox"/>	A16/S3
AD12	<input type="checkbox"/>	4	37	<input type="checkbox"/>	A17/S4
AD11	<input type="checkbox"/>	5	36	<input type="checkbox"/>	A18/S5
AD10	<input type="checkbox"/>	6	35	<input type="checkbox"/>	A19/S6
AD9	<input type="checkbox"/>	7	34	<input type="checkbox"/>	$\overline{\text{BHE}}/\text{S7}$
AD8	<input type="checkbox"/>	8	33	<input type="checkbox"/>	$\text{MN}/\overline{\text{MX}}$
AD7	<input type="checkbox"/>	9	32	<input type="checkbox"/>	$\overline{\text{RD}}$
AD6	<input type="checkbox"/>	10	31	<input type="checkbox"/>	$\overline{\text{RQ}}/\overline{\text{GT0}}$ (HOLD)
AD5	<input type="checkbox"/>	11	30	<input type="checkbox"/>	$\overline{\text{RQ}}/\overline{\text{GT1}}$ (HLDA)
AD4	<input type="checkbox"/>	12	29	<input type="checkbox"/>	$\overline{\text{LOCK}}$ ( $\overline{\text{WR}}$ )
AD3	<input type="checkbox"/>	13	28	<input type="checkbox"/>	$\overline{\text{S2}}$ ( $\text{M}/\overline{\text{IO}}$ )
AD2	<input type="checkbox"/>	14	27	<input type="checkbox"/>	$\overline{\text{S1}}$ ( $\text{DT}/\overline{\text{R}}$ )
AD1	<input type="checkbox"/>	15	26	<input type="checkbox"/>	$\overline{\text{S0}}$ ( $\overline{\text{DEN}}$ )
AD0	<input type="checkbox"/>	16	25	<input type="checkbox"/>	QS0 ( $\overline{\text{ALE}}$ )
<b>NMI</b>	<input type="checkbox"/>	<b>17</b>	24	<input type="checkbox"/>	QS1 ( $\overline{\text{INTA}}$ )
INTR	<input type="checkbox"/>	18	23	<input type="checkbox"/>	$\overline{\text{TEST}}$
CLK	<input type="checkbox"/>	19	22	<input type="checkbox"/>	READY
GND	<input type="checkbox"/>	20	21	<input type="checkbox"/>	RESET


# Maskable Versus Non-Maskable Interrupts



# Maskable Versus Non-Maskable Interrupts




# INT stands for Interrupt.





# INT 00h – INT 0FFh comprises 256 kinds of Interrupts.





# 8086 - Instruction Set – Transfer Control of Instructions

## Software Interrupts


General mnemonic		Object code	Mnemonic	Segment for memory access	Symbolic operation	Description
Op-code	Operand					
INT	type	CD 23	INT 23H	Stack and interrupt jump table at 00000-003FFH	$SP \leftarrow SP - 2;$ $[SP + 1:SP] \leftarrow \text{flags}$ $IF \leftarrow 0; TF \leftarrow 0;$ $SP \leftarrow SP - 2;$ $[SP + 1:SP] \leftarrow CS;$ $CS \leftarrow [0008FH:0008EH];^a$ $SP \leftarrow SP - 2$ $[SP + 1:SP] \leftarrow IP;$ $IP \leftarrow [0008DH:0008CH]^b$	Save the flag, CS, and IP registers on the stack and transfer control to the far address stored in the double word beginning at absolute address <i>type</i> * 4
INTO	none	CE	INTO	Stack and interrupt jump table at 00000-003FFH	If OF = 1, then $SP \leftarrow SP - 2$ $[SP + 1:SP] \leftarrow \text{flags};$ $IF \leftarrow 0; TF \leftarrow 0;$ $SP \leftarrow SP - 2;$ $[SP + 1:SP] \leftarrow CS;$ $CS \leftarrow [00013H:00012H];^a$ $SP \leftarrow SP - 2;$ $[SP + 1:SP] \leftarrow IP;$ $IP \leftarrow [00011H:00010H]^b$	If an overflow condition exists (OF = 1), a type 4 interrupt is executed
IRET	none	CF	IRET	Stack	$IP \leftarrow [SP + 1:SP];$ $SP \leftarrow SP + 2;$ $CS \leftarrow [SP + 1:SP];$ $SP \leftarrow SP + 2;$ $\text{flags} \leftarrow [SP + 1:SP];$ $SP \leftarrow SP + 2$	Transfer control back to the point of interrupt by popping the IP, CS, and flag registers from the stack; IRET is normally used to exit any interrupt procedure whether activated by hardware or software



# Software Interrupts



## Interrupt Process (from three potential sources)



# Processing of an Interrupt by the processor:

1. Executes the INT instruction
2. Interprets the INT instruction during the assembly time
3. Moves the INT instruction to the Vector Table
  - i. Vector Table occupies location 00 to 3FF of the program memory.
  - ii. It contains the Code Segment (CS) and Instruction Pointer (IP) for each kind of Interrupt.

07F H

Type 5 to Type 31

Reserved for future  
use by the processor

014 H

Type 4 Pointer  
Overflow

010 H

Type 3 Pointer  
1-Byte INT Instruction

00C H

Type 2 Pointer  
Non-Maskable


008 H

Type 1 Pointer  
Single Step

004 H

Type 0 Pointer  
Divide Error

000 H



- IVT table contains ISR address for the 256 interrupts
- Each ISR address is stored as CS & IP
- ISR address is of 4 bytes (2 CS & 2 IP) & hence requires 4 locations to save
- Thus for 256 interrupts: total size of IVT table =  $256 \times 4 = 1 \text{ KB}$
- 1<sup>st</sup> 1KB of memory 00000h-----003FFH reserved for IVT
- INT N  $\rightarrow$   $\mu$ P does  $N \times 4$  to get the value of IP & CS of the ISR

CS Base Pointer  
IP Offset


## Memory address (in Hex)

003FF	CS high byte	CS	int type 255
003FE	CS low byte		
003FD	IP high byte	IP	
003FC	IP low byte		
0000B	CS high byte	CS	int type 2
0000A	CS low byte		
00009	IP high byte	IP	
00008	IP low byte		
00007	CS high byte	CS	int type 1
00006	CS low byte		
00005	IP high byte	IP	
00004	IP low byte		
00003	CS high byte	CS	int type 0
00002	CS low byte		
00001	IP high byte	IP	
00000	IP low byte		

3FF H

Type 32 to Type 255  
Free for User

080 H



# Response to any interrupt

Completes the current instruction that is in progress

PUSH Flag Register onto the Stack & SP decremented by 2

IF & TF cleared

PUSH CS value of the return address onto the Stack & SP decremented by 2

PUSH IP value of the return address onto the Stack & SP decremented by 2

New value of IP taken from location type x4

New value of CS taken from location (type x4) + 2

Execution of the ISR begins from the address formed by the new values of CS & IP

- Eg: INT 1 ;IP = {[00004] & [00005]}; CS = {[00006] & [00007]};  
as 1x4=00004H

## Response to any **IRET** instruction

- ➡ This instruction causes 8086 to return to the main program.
- ➡ Used at the end of the ISR

POP IP from the stack: SP incremented by 2



POP CS from the stack: SP incremented by 2



POP Flag Register from the stack: SP incremented by 2.

- Execution of the Main Program continues from the address formed by CS & IP



# Non-Maskable Interrupts



```
graph TD; A[Non-Maskable Interrupts] --- B[Used during power failure]; A --- C[Used during critical response times]; A --- D[Used during non-recoverable hardware errors]; A --- E[Used as Watchdog Interrupt]; A --- F[Used during Memory Parity errors];
```

Used during power failure

Used during critical response times

Used during non-recoverable hardware errors

Used as Watchdog Interrupt

Used during Memory Parity errors

# Software Interrupts

```
graph LR; A[Software Interrupts] --- B[Used by Operating Systems to provide hooks into various functions]; A --- C[Used as a communication mechanism between different parts of a program];
```

Used by Operating Systems to provide hooks into various functions

Used as a communication mechanism between different parts of a program

# Hardware Interrupts

Used to handle external hardware peripherals, such as keyboards, mouse, hard disks, floppy disks, DVD drives, and printers



Keyboard



Mouse



Hard disk



Floppy disk



DVD drive

# PRIORITY OF INTERRUPTS

Interrupt Type	Priority
INT0, INT3-INT 255,	Highest
NMI(INT2)	↓
INTR	↓
Single Step	Lowest




**TABLE 8.5 8086 INTERRUPT TYPES<sup>a</sup>**


Name	Initiated by:	Maskable?	Trigger	Priority	Acknowledge signal?	Vector table address—	Interrupt latency
NMI	External hardware	No	↑ Edge, hold 2 T states min.	2	None	00008H–0000BH	Current instruction + 51 T states
INTR	External hardware	Yes via IF	High level until acknowledged	3	$\overline{\text{INTA}}$	$n * 4^b$	Current instruction + 61 T states
INT $n$	Internal via software	No	None	1	None	$n * 4$	51 T states
INT 3 (breakpoint)	Internal via software	No	None	1	None	0000CH–0000FH	52 T states
INTO	Internal via software	No	None	1	None	00010H–00013H	53 T states
Divide-by-0	Internal via CPU	Yes via OF	None	1	None	00000H–00003H	51 T states
Single-step	Internal via CPU	Yes via TF	None	4	None	00004H–00007H	51 T states

<sup>a</sup>All interrupt types cause the flags, CS, and IP registers to be pushed onto the stack. In addition, the IF and TF flags are cleared.

<sup>b</sup> $n$  is an 8-bit type number read during the second INTA pulse.

# FLOWCHART FOR INTERRUPT PROCESSING SEQUENCE







# Interrupt Acknowledge Bus Cycle

