CSC405 Microprocessor

8086 Microprocessor

Instruction Set (Part2)

String Instructions

- String in assembly language is a series of bytes stored sequentially in the memory location.
- String instructions operate on strings.
- By using these string instructions, the size of the program is considerably reduced.

8086 - Instruction Set

String Instructions

- The Source element is taken from Data Segment using the SI register.
- The Desitination element is in Extra Segment pointed by the DI register.
- SI &/or DI are incremented /decremented after each operation depending upon the direction flag "DF" in Flag Register

LODS: LODSB/LODSW (Load String)

- Load AL or AX Reg with a byte or word from data segment
- Offset of the source is in SI
- SI is incremented /decremented after each operation depending upon the direction flag "DF" in Flag Register

```
Eg: LODSB; AL \leftarrow DS:[SI]

; SI \leftarrow SI \pm 1 : depending on DF

LODSW; AL \leftarrow DS:[SI], AH \leftarrow DS:[SI+1]

; SI \leftarrow SI \pm 2 : depending on DF
```

STOS: STOSB/ STOSW (Store String)

- Store AL or AX into a byte or word in Extra segment
- Offset of the source in Extra Segemnt is in DI
- DI is incremented /decremented after each operation depending upon the direction flag "DF" in Flag Register
- / Eg: STOSB, STOSW

				Coding example				
General mnemonic Op-code Operand		Object code	Mnemonic	Segment for memory access	Symbolic operation	Description		
STOSB	None	AA	STOSB	Extra	ES:[DI] \leftarrow AL If DF = 0, DI \leftarrow DI + 1 If DF = 1, DI \leftarrow DI - 1	Transfer a byte or word from register AL or AX to the string element addressed by		
STOSW	None	AB	STOSW	Extra	ES: $[DI] \leftarrow AL$ ES: $[DI+1] \leftarrow AH$ If $DF = 0$, $DI \leftarrow DI+2$ If $DF = 1$, $DI \leftarrow DI-2$	DI in the extra segment; if DF = 0, increment DI, else decrement DI; the flags are not affected		
STOS	dest	AA	STOS MEMBES	Extra	Same as STOSB if DI = MEMBES			
		AB	STOS MEMWES	Extra	Same as STOSW if DI = MEMWES			
LODSB		AC	LODSB	Data	$AL \leftarrow DS:[SI]$ If $DF = 0$, $SI \leftarrow SI + 1$ If $DF = 1$, $SI \leftarrow SI - 1$	Transfer a byte or word from the string element addressed by SI in the data segment to		
LODSV	v	AD	LODSW	Data	$AL \leftarrow DS:[SI]$ $AH \leftarrow DS:[SI+1]$ If $DF = 0$, $SI \leftarrow SI+2$ If $DF = 1$, $SI \leftarrow SI-2$	register AL or AX; if DF = 0, increment SI, else decrement SI; the flags are not affected		
LODS	source*	AC	LODS MEMBDS	Data	Same as LODSB if SI = MEMBDS			
		AD	LODS MEMWDS	Data	Same as LODSW if SI = MEMWDS			

MOVS: MOVSB/MOVSW (Move String)

- Used to transfer a word/byte from data segment to extra segment
- Offset: source is in SI and destination is in DI
- SI &/or DI are incremented /decremented after each operation depending upon the direction flag "DF" in Flag Register

```
    Eg: MOVSB; ES:[DI] ← DS:[SI]
    ; SI ← SI ± 1 & DI ← DI ± 1: depending on DF
    MOVSW ;{ES:[DI], ES:[DI+1]} ← DS:[SI], DS:[SI+1]
    ; SI ← SI ± 2 & DI← DI ± 2: depending on DF
```

12	<u>.</u>				Coding example	
mr	General mnemonic Op-code Operand		Mnemonic	Segment for memory access	Symbolic operation	Description
MOVSB		A4	MOVSB	Data, extra	ES:[DI] \leftarrow DS:[SI] If DF = 0, DI \leftarrow DI + 1 SI \leftarrow SI + 1 If DF = 1, DI \leftarrow DI - 1 SI \leftarrow SI - 1	Transfer a byte or word from the string element addressed by SI in the data segment to the string element addressed by DI in the extra segment;
MOVSW	None	A5	MOVSW	Data, extra	ES: $[DI] \leftarrow DS:[SI]$ ES: $[DI+1] \leftarrow DS:[SI+1]$ If $DF = 0$, $DI \leftarrow DI+2$ $SI \leftarrow SI+2$ If $DF = 1$, $DI \leftarrow DI-2$ $SI \leftarrow SI-2$	if DF = 0, increment SI and DI, else decrement SI and DI; the flags are not affected
MOVS 4	lest, source*	A4	MOVS MEMBES, MEMBDS	Extra, data	Same as MOVSB if SI = MEMBDS and DI = MEMBES	
		A5	MOVS MEMWES, MEMWDS	Extra, data	Same as MOVSW if SI = MEMWDS and DI = MEMWES	

SCAS: SCASB/ SCASW (Scan String byte or word)

- Compare the contents of AL or AX with a byte or word in the Extra Segemnt
- Offset of the byte or word in Extra Segemnt is in DI
- DI is incremented /decremented after each operation depending upon the direction flag "DF" in Flag Register
- Comparision done by **substracting** byte or word from **AL** or **AX**; result not stored; flag bits affected
- Eg: SCASB, SCASW

CMPS: CMPSB/ CMPSW (Compare String)

- Compare a byte or word in the Data Segment with a byte or word in the Extra Segemnt
- Offset of the byte or word in Data Segment is in SI
- Offset of the byte or word in Extra Segemnt is in DI
- \$1 &/or DI is incremented /decremented after each operation depending upon the direction flag "DF" in Flag Register
- Comparision done by substraction ([DS] [ES]), result not stored; flag bits affected
- Eg: CMPSB, CMPSW

Coding example

mn	eneral emonic Operand	Object code	Mnemonic	Segment for memory access	Symbolic operation	Description	
CMPSB		A6	CMPSB	Extra, data	DS:[SI] - ES:[SI]; update flags If DF = 0, DI \leftarrow DI + 1 SI \leftarrow SI + 1 If DF = 1, DI \leftarrow DI - 1 SI \leftarrow SI - 1	Subtract the byte or word of the destination string element addressed by DI in the extra segment from the byte or word of the source string element addressed by	
CMPSW		A7 CMPSW		Extra, data	DS: $[SI + 1:SI]$ - ES: $[DI + 1:DI]$; update flags If DF = 0, DI \leftarrow DI + 2 SI \leftarrow SI + 2 If DF = 1, DI \leftarrow DI - 2 SI \leftarrow SI - 2.	SI in the data segment; if DF = 0, increment DI and SI, else decrement SI and DI; the flags are updated to reflect the relationship of the destination operand to	
CMPS	dest,source*	A6	CMPS MEMBES, MEMBDS	Extra, data	Same as CMPSB if SI = MEMBDS and DI = MEMBES	the source operand	
		A 7	CMPS MEMWES, MEMWDS	Extra, data	Same as CMPSW if SI = MEMWDS and DI = MEMWES		
SCAS	В	AE	SCASB	Extra	AL - ES:[DI]; update flags If DF = 0, DI \leftarrow DI + 1 If DF = 1, DI \leftarrow DI - 1	Subtract the byte or word of the string element addressed by DI in the extra segment from AL or AX; if	
SCASV	v	AF	SCASW	Extra	AX - ES:[DI+1:DI]; update flags If DF = 0, DI ← DI+2		
SCAS	dest*	AE	SCAS MEMBES	Extra	If DF = 1, DI ← DI - 2 Same as SCASB if DI = MEMBES	relationship of the destination operand to the source operand	

REP(Repeat)

- Instruction prefix used with string instructions
- Can be used only with string instructions
- Causes the instruction to be repeated CX number of times
- After every execution, SI and DI reg are incremented /decremented after each operation depending upon the direction flag "DF" in Flag Register and CX is decremented


General mnemonic		Coding example				
Op-code Operand	. Object code	Mnemonic	Segment for memory access	Symbolic operation	Description	
REP	F3 AA	REP STOSB	Extra	STOSB; CX ← CX − 1 Repeat until CX = 0	The string instruction following the REP prefix	
	F3 AB	REP STOSW	Extra	STOSW; $CX \leftarrow CX - 1$ Repeat until $CX = 0$	is repeated until CX is decremented to 0	
	F3 A4	REP MOVSB	Extra, data	MOVSB; $CX \leftarrow CX - 1$ Repeat until $CX = 0$		
	F3 A5	REP MOVSW	Extra, data	MOVSW; $CX \leftarrow CX - 1$ Repeat until $CX = 0$		
REPE/REPZ*	F3 AE	REPZ SCASB	Extra	SCASB; $CX \leftarrow CX - 1$ Repeat if $ZF = 1$ and $CX \neq 0$	Repeat the string operation if the scan or compare is	
	F3 AF	REPZ SCASW	Extra	As above except SCASW	equal (i.e., $ZF = 1$) and	
	F3 A6	REPZ CMPSB	Extra, data	As above except CMPSB	CX ≠ 0; decrementing	
	F3 A7	REPZ CMPSW	Extra, data	As above except CMPSW	CX does not affect the flags	
REPNE/REPNZ*	F2 AE	REPNE SCASB	Extra	SCASB: $CX \leftarrow CX - I$	Repeat the string operation if	
				Repeat if $ZF = 0$ and $CX \neq 0$	the scan or compare is not	
	F2 AF	REPNE SCASW	Extra	As above except SCASW	equal (i.e., $ZF = 0$) and	
	F2 A6	REPNE CMPSB	Extra, data	As above except CMPSB	CX ≠ 0; decrementing	
	F2 A7	REPNE CMPSW	Extra, data	As above except CMPSW	CX does not affect the flags	

REPZ/REPE(Repeat on ZERO/ Equal)

- Conditional repeat Instruction prefix
- Behaves the same as REP instruction provided ZF =1
- It is used with CMPS instruction

REPNZ/REPNE(Repeat on No ZERO/ Equal)

- Conditional repeat Instruction prefix
- Behaves the same as REP instruction provided ZF = 0
- It is used with SCAS instruction



- Unconditional Jump Instructions
- Conditional Jump Instructions
- Loop Instructions
- Call and Return Instructions
- Søftware Interrupts

I. Near Branch

- This is a Intra-Segment branch (within the segment)
- Needs only IP to be changed
- If the Near branch is in the range of -128 to 128, it is called as short jump

II. Far Branch

- This is a Inter-Segment branch (between the segments)
 - .: both CS & IP needs to be changed



000BH + FFF7H 1 0002H

ADDR	HEX CODES	LABELS	S OP-0	CODE OPERA	IDS COMMENTS
0000	B3 04		MOV	BL,04	
0002	E5 06	REPEA	T: IN	AX,06	H Get data word
0004	F6 F3		DIV	BL	Divide by four
0006	E7 9A		DUT	9AH, A	X ;Output result
0008	EB FB		JHF	SHORT REPEA	T Repeat the cycle
000A					
00011					
		MOV JMP	BX,0002H BX	;BX points at ;Jump to 000	

					Coding example	
General mnemonic		_ Object	M	Segment for memory		
Op-code	Operand	code	Mnemonic	access	Symbolic operation	Description
JMP n	ear target	E9 — — • FF 26 00 10 FF 27 FF E0	JMP MEMN ^b JMP [MEMWDS] ^c JMP [BX] JMP AX	Code Data Data Within CPU	IP ← MEMN IP ← [MEMWDS + 1:MEMWDS] IP ← [BX + 1:BX] IP ← AX	Transfer control to (near) target location within the segment; the addressing mode may be direct, memory indirect, or
						register indirect
JMP S target	HORT	EB — ^d	JMP SHORT MEMS ^e	Code	IP ← MEMS	Transfer control to the (short) target location; there are no indirect forms of this instruction
JMP fa	ır target	EA 03 00 D3 9E	JMP FAR PTR MEMF	Code	IP ← 0003H; CS ← 9ED3H	Transfer control to the far target location outside the segment
		FF 2E 05 10	JMP [MEMWWDS] ^g	Data	IP ← [1006H:1005H]; CS ← [1008H:1007H]	3-6v.
		FF 2F	JMP DWORD PTR(BX)	Data	$IP \leftarrow [BX + 1:BX]:$ $CS \leftarrow [BX + 3:BX + 2]$	

					Coding example	
General mnemonic		Object		Segment for memory		
Op-code	Operand	code	Mnemonic	access	Symbolic operation	Description
Jcond ^h sh target	ort	73 — ^d	JNC MEMS	Code	If $CF = 0$, then $IP \leftarrow MEMS$	Transfer control to the short target address if the condition is true; all conditional jumps require short targets
CXZ sho	rt	E3 — ^d	JCXZ MEMS	Code	If $CX = 0$, then $IP \leftarrow MEMS$	Transfer control to the sho target address if CX =

JCXZ is a special type conditional jump that does not test the status flags. It tests the contents of CX and transfers control to the target address if CX = 0

^aThese 2 bytes are the 2's complement offset between near mem location MEMN & the instruction immediately following the JMP instruction.

bMEMN is assumed to point to a near-mem location (i.e., within the segment).

^cMEMWDS is assumed to point to the word beginning at location 1000H in the data segment. Brackets are optional as MEMWDS defines a word, not a location to jump to.

dThis byte is the 2's complement offset between short mem location MEMS & the instruction immediately following the jump SHORT instruction.

^eMEMS is assumed to point to short mem location. (i.e., +127 to -128 locations from the address of the instruction immediately following the JMP SHORT inst). The SHORT operator is optional if MEMS is already known by the assembler.

MEMF is assumed to point to the far memory location 9ED3H:0003H

gMEMWWDS is assumed to point to the double word beginning at loc 1005H in the data segment. Brackets are optional as MEMWWDS defines a word, not a location to jump to.

refer to table 2.15 for a list of testable conditions.

8086 - Instruction Set - Transfer (

- Conditional Jump Instructions
 - Performs short jump based on condition of status flag
 - Placed after Arithmetic and logical instructions

Mnemonic	Condition
	Signed Operations
JG/JNLE	Greater/not less nor equal $((SF \oplus OF) + ZF) = 0$
JGE/JNL	Greater or equal/not less $(SF \oplus OF) = 0$
JL/JNGE	Less/not greater nor equal (SF \oplus OF) = 1
JLE/JNG	Less or equal/not greater ((SF \oplus OF) + ZF) = 1
JO	Overflow $(OF = 1)$
JS	Sign (SF = 1)
JNO	Not overflow $(OF = 0)$
JNS	Not sign $(SF = 0)$
	Unsigned Operations
JA/JNBE	Above/not below nor equal (CF \oplus ZF) = 0
JAE/JNB	Above or equal/not below ($CF = 0$)
JB/JNAE	Below/not above nor equal ($CF = 1$)
JBE/JNA	Below or equal/not above (CF TF) = 1
	Either
JC	Carry (CF = 1)
JE/JZ	Equal/zero ($ZF = 1$)
JP/JPE	Parity/parity even $(PF = 1)$
INC	Not carry $(CF = 0)$
NE/JNZ	Not equal/not zero $(ZF = 0)$
NP/JPO	Not parity/parity odd (PF = 0)

Conditional Jump Instructions – Example

```
MOV BL,47H
IN AL,36H
CMP AL,BL
JE MATCH
JA BIG
JMP SMALL
```

Loop Instructions

```
LEA SI,TABLE ;Load SI with base address of TABLE

MOV CX,0100H ;CX holds the number of bytes to output

;Data byte to AL and INC SI

OUT 0A0H,AL ;Output the data byte

LOOP AGAIN ;Repeat until CX = 0
```

- LOOPE/LOOPZ CX≠0 & ZF=1
- LOOPNE/LOOPNZ CX≠0 & ZF=0
- LOOPE, LOOPNE comparing 2 strings
 - JCXZ check if CX has not accidently become zero.

General			Coding example						
	Operand	Object code	Mnemonic	Segment for memory access	Symbolic operation	Description			
LOOP	short target		LOOP MEMS ^b	Code	$CX \leftarrow CX - 1$ If $CX \neq 0$, then IP \leftarrow MEMS	Decrement CX and transfer control to the short target address if CX ≠ 0			
LOOPE/ ^c LOOPZ	short target	E1 —*	LOOPZ MEMS b	Code	$CX \leftarrow CX - 1$ If $(CX \neq 0) \cdot (ZF = 1)$, then $IP \leftarrow MEMS$	Decrement CX and transfer control to the short target address if CX ≠ 0 AND the last instruction to affect the flags resulted in zero (ZF = 1)			
LOOPNE/S	short target	E0 —*	LOOPNZ MEMS ^b	Code	$CX \leftarrow CX - 1;$ If $(CX \neq 0) \cdot (ZF = 0)$, then $IP \leftarrow MEMS$	Decrement CX and transfer control to the short target address if CX ≠ 0 AND the last instruction to affect the flags resulted in a nonzero result (ZF = 0			

- □ This byte is the 2's complement offset between short mem location MEMS & the instruction immediately following the LOOP instruction. The offset is limited to +127 to -128.
- ► bMEMS is assumed to point to short mem location. (i.e., +127 to -128 locations from the address of the instruction immediately following the LOOP inst.
- ceither form of the mnemonic may be used.

8086 - Instruction Set

PUSH and POP

	Object code	County Champio					
Addressing mode		Mnemonic op-code operand	Segment for memory access	Symbolic operation	Description		
PUSH source*	51	PUSH CX	Stack	SP ← SP − 2; (SP + 1) ← CH; (SP) ← CL	Decrement SP by 2 and transfer the word from the		
	IE	PUSH DS	Stack	$SP \leftarrow SP - 2;$ $[SP + 1:SP] \leftarrow DS$	source operand to the top of the stack now pointed		
	FF 75 02	PUSH [DI + 2]	Stack, data	$SP \leftarrow SP - 2;$ $[SP+1] \leftarrow [DI+3];$ $[SP] \leftarrow [DI+2]$	to by SP		
POP dest*	59	POP CX	Stack	$CL \leftarrow (SP); CH \leftarrow (SP+1);$ $SP \leftarrow SP+2$	Transfer the word from the top of the stack pointed to		
	IF	POP DS	Stack	$DS \leftarrow [SP + 1:SP];$ $SP \leftarrow SP + 2$	by SP to the destination operand; increment SP		
	8F 45 02	POP (DI + 2)	Data, stack	$[DI+3] \leftarrow [SP+1];$ $[DI+2] \leftarrow [SP];$ $SP \leftarrow SP+2$	by 2		
PUSHF none	9C	PUSHF	Stack	SP ← SP – 2; [SP + 1:SP] ← flags	Push the 16-bit flag word onto the stack		
POPF none	9D	POPF	Stack	flags \leftarrow [SP+1:SP]; SP \leftarrow SP+2	Pop the top of the stack into the 16-bit flag word		


rithesh.kini@thadomal.org

Coding example

8086 - Instruction Set

- Initialize SP to a high memory location as stack grows downwards
- Registers should be popped of the stack in the reverse order in which they are pushed in.

- PUSHF and POPF Instructions
 - useful with interrupts and subroutines as the entire state of machine can be saved and then restored later



PUSH CX PUSH BX

Call and Return Instructions

```
DELAY
         PROC
                  NEAR
                            ;Define near procedure
                            ;Save AX on stack
         PUSH
                 AX
                 AX,0000
         MOV
                            ;Set counter for 65536 cycles
REPEAT:
         DEC
                 AX
                            ;Bump counter
                 REPEAT
         JNZ
                            ;Do 65536 times
         POP
                 AX
                            ;Restore AX
         RET
                            ;Return to main program
DELAY
         ENDP
```

Coding example

_	General mnemonic		Object	Segment for memory					
O	p-code	Operand	code	Mnemonic	access	Symbolic operation	Description		
(Call n	ear targét	E8 — —•	CALL MEMN ^b	Code	$SP \leftarrow Sp - 2;$ $[SP + 1:SP] \leftarrow IP;$ $IP \leftarrow MEMN$	IP is pushed onto the top of the stack and control is transferred within the		
			FF 16 00 10	CALL [MEMWDS] ^c	Data	$SP \leftarrow SP - 2;$ $[SP + 1:SP] \leftarrow IP$ $IP \leftarrow [1001H;1000H]$	segment to the near target address		
/			FF 15	CALL [DI]	Data	$SP \leftarrow SP-2;$ $[SP+1:SP] \leftarrow IP;$ $IP \leftarrow [DI+1:DI]$			
			FF D7	CALL DI	Within CPU	$SP \leftarrow SP - 2$ $[SP + 1:SP] \leftarrow IP;$ $IP \leftarrow DI$			
/	CALL	far target	9A 00 10 D3 09	CALL FAR PTR MEMF ^d	Code	$SP \leftarrow SP-2;$ $[SP+1:SP] \leftarrow CS;$ $CS \leftarrow 09D3H;$ $SP \leftarrow SP-2;$ $[SP+1:SP] \leftarrow IP;$ $IP \leftarrow 1000H$	CS and IP are pushed onto the top of the stack and control is transferred to the new segment and far target address		
			FF 1E 00 10	CALL [MEMWWDS] ^e	Data	Same as above except: CS ← [1003H:1002H]; IP ← [1001H;1000H]			
			FF 1D	CALL DWORD PTR[DI]	Data	Same as above except: CS ← [DI+3:DI+2]; IP ← [DI+1:DI]			

				Coding example				
General mnemonic Op-code Operand		Object code	Mnemonic	Segment for memory access	Symbolic operation	Description		
RET	n (near)	Repeat	RET	Stack	$IP \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2$	The word at the top of the stack is popped into IP		
/		C2 08 00	RET 8	Stack	$IP \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2+8$	transferring control to this new address; RET is normally used to return control to the instruction following a near subroutine call; if included, the optional pop value (n) is added to SP		
RET	n (far) ^f	СВ	RET	Stack	$IP \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2;$ $CS \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2$	As above except that the double word at the top of the stack is popped into IP and CS transferring		
		CA 08 00	RET 8	Stack	$IP \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2;$ $CS \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2+8$	control to this new far address		

- These 2 bytes are the 2's complement offset between near mem location MEMN & the instruction immediately following the CALL instruction.
- ► bMEMN is assumed to point to a near-mem location(i.e., within the segment).
- CMEMWDS is assumed to point to the word beginning at location 1000H in the data segment. Brackets are optional as MEMWDS defines a word, not a location to jump to.
- dFAR PTR indicates that MEMF is located in a different code segment. In this case its assumed that MEMF is points at 09D3H:1000H
- EMEMWWDS is assumed to point to the double word beginning at loc 10009H in the data segment. Brackets are optional as MEMWWDS defines a double word, not a location to jump to.
- figure 1. The same mnemonic is used for a near or far return. Assembler will generate the proper code based on the procedure definition statement. (near or far)

Call and Return Instructions

PUSH CX

PUSH BX


CALL SUB

RET 4

SUB:


This POPs IP off the stack, incrementing SP to SP'.


The POP value of 4 then causes SP' to be incremented to SP(original value).



	General mnemonic Op-code Operand		Object code	Mnemonic	Segment for memory access	Symbolic operation	Description
 Software Interrupts are initiated by giving the instruction INT type 	100-100-00-00-00-00-00-00-00-00-00-00-00	гуре	CD 23	INT 23H	Stack and interrupt jump table at 00000- 003FFH	SP ← SP − 2; [SP + 1:SP] ← flags IF ← 0; TF ← 0; SP ← SP − 2; [SP + 1:SP] ← CS; CS ← [0008FH:0008EH];* SP ← SP − 2 [SP + 1:SP] ← IP; IP ← [0008DH:0008CH] ^b	Save the flag, CS, and IP registers on the stack and transfer control to the far address stored in the double word beginning at absolute address type * 4
■ In effect INT 23 performs a far call to the address sto in the double word at 0008 Through 0008FH	red) none	CE	INTO	Stack and interrupt jump table at 00000- 003FFH	If OF = 1, then SP \leftarrow SP-2 [SP+1:SP] \leftarrow flags; IF \leftarrow 0; TF \leftarrow 0; SP \leftarrow SP-2; [SP+1:SP] \leftarrow CS; CS \leftarrow [00013H:00012H];* SP \leftarrow SP-2; [SP+1:SP] \leftarrow IP; IP \leftarrow [00011H;00010H] ^b	If an overflow condition exists (OF = 1), a type 4 interrupt is executed
	IRET	none	CF	IRET	Stack	$IP \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2;$ $CS \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2;$ $flags \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2$	Transfer control back to the point of interrupt by popping the IP, CS, and flag registers from the stack; IRET is normally used to exit any interrupt procedure whether activated by hardware or software

Software Interrupts






Microprocessor

rithesh.kini@thadomal.org

- Used to control the operation of the processor and set or clear the status indicators.
- CF, DF and IF can be set/cleared. CF can be inverted.
- PF, AF, ZF and OF cannot be accessed with specific control instructions.
- DF, IF and TF are processor control bits rather than status indicators.

- Used to control the operation of the processor and set or clear the status indicators.
- CF, DF and IF can be set/cleared. CF can be inverted.
- PF, AF, ZF and OF can not be accessed with specific control instructions.
- DF, IF and TF are processor control bits rather than status indicators.
- Setting the Trap Flag
 PUSHF
 MOV BP,SP
 OR BYTE PTR[BP+1],01H ;Set bit 0— TF
 POPF



			Coding example				
General mnemonic		_ Object		Segment for memory	Symbolic		
Op-code	Operand	code	Mnemonic	access	operation	Description	
STC	None	F9	STC	Within CPU	CF ← 1	Set carry flag	
CLC	None	F8	CLC	Within CPU	$CF \leftarrow 0$	Clear carry flag	
CMC	None	F5	СМС	Within CPU	$CF \leftarrow \overline{CF}$	Complement carry flag	
STD	None	FD	STD	Within CPU	DF ← I	Set direction flag (auto decrement for string instructions)	
CLD	None	FC	CLD	Within CPU	DF ← 0	Clear direction flag (auto increment for string instructions)	
STI	None	FB	STI	Within CPU	IF ← 1	Set interrupt flag (enabling interrupts on the INTR line)	
CLI	None	FA	CLI	Within CPU	IF ← 0	Clear interrupt flag (disabling interrupts on the INTR line)	

→ HLT

- This instruction stops the processor and causes it to enter idle loop.
- Once halted, processor can be restarted only via hardware interrupt or a system reset.
- NOP no operation.
 - Used in debugging
 - Used to pad time delay routines

			Coding example					
	General mnemonic Op-code Operand		Object		Segment for memory access	Symbolic operation		
			code	Mnemonic			Description	
	HLT	None	F4	HLT	Within CPU	None	Halt	
	WAIT	None	9B	WAIT	Within CPU	None	Enter wait state if TEST line = 1	
	LOCK	instruction	FO A1 00 10	LOCK MOV AX,MEMWDS*	Data	None	Output line LOCK = 0 while the instruction following LOCK executes; used to prevent coprocessors from accessing the bus during a particular instruction	
ار	NOP	None	90	NOP	Within CPU	None	No operation	
/ ₁	ESC	number, source	DE 0E 00 10	ESC 31H,MEMWDS*	Data	Data bus ← [MEMWDS]	Place the contents of the memory source operand on the data bus and execute a NOP; the first operand identifies a particular escape instruction to be executed by a coprocessor	

8086 - Instruction Set – Processor Control Instructions – 3 instructions that go with special coprocessors.

WAIT

Used to synchronize 8086 with 8087 NDP via TEST input

LOCK

- This instruction is executed when it is important that no other processor attempt to control the system buses.
- LOCK is in effect for the single instruction only.

ESC

- left Used as a prefix to the coprocessor instructions.
- The coprocessor is activated by the ESC prefix and reads the operand from data bus and begin execution

