
BLOCK DIAGRAM:



TRUTH TABLE:


mode	shike	operation
00		105 FF 1 5 5 7 50 M
01		SIPO
10		P750
11		PIPO


Main VHDL Program:

```
library IEEE;
use IEEE.STD LOGIC_1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entityshift reg is
  Port (rst: in STD LOGIC;
Sin: in STD LOGIC;
clk: in STD LOGIC;
mode: in STD LOGIC VECTOR (1 downto 0);
Pin: in STD_LOGIC_VECTOR (7 downto 0);
Sout: out STD LOGIC;
Pout : out STD_LOGIC_VECTOR (7 downto 0));
endshift reg;
architectureshift reg arch of shift reg is
signal temp: std logic vector(7 downto 0);
begin
  PROCESS(rst,clk)
  BEGIN
     IF rst='1' THEN
        Sout<='0';
        Pout<=(others=>'0');
     ELSIF falling edge(clk) THEN
          CASE mode IS
                WHEN "00" => --SISO
                  temp(6 downto 0) \le temp(7 downto 1);
                  temp(7) \le Sin;
                  Sout \leq temp(0);
                WHEN "01" => --SIPO
                     temp(6 downto 0) \le temp(7 downto 1);
                     temp(7) \le Sin;
                     Pout <= temp;
                     Sout<='0';
                WHEN "10" => --PISO
                     temp(7 downto 0) \le Pin(7 downto 0);
                     fori in 0 to 7 loop
```


Sout<=temp(i); end loop; WHEN OTHERS => --PIPO Sout<='0'; Pout <= Pin; END CASE; END IF; END PROCESS; END shift_reg_arch;

RTL SCHEMATIC:





TECHNOLOGY SCHEMATIC:



SYNTHESIS SUMMARY REPORT:

a) Device Utilization Summary

* Final Report *

Final Results

 $RTL\ Top\ Level\ Output\ File\ Name \qquad : shift_reg.ngr$

Top Level Output File Name : shift_reg

Output Format : NGC
Optimization Goal : Speed
Keep Hierarchy : No

Design Statistics

IOs : 22

Cell Usage:

BELS : 36 # INV : 1 # LUT3 : 16 # LUT3 L : 16 # LUT4 : 2 # MUXF5 : 1 # FlipFlops/Latches : 17 FDC 1 : 8 # FDE 1 : 9 # Clock Buffers : 1 : 1 **BUFGP** # IO Buffers : 21

IBUF : 12 # **OBUF** . 9

Device utilization summary:

Selected Device: 3s250epq208-5

Number of Slices: 17 out of 2448 0% Number of Slice Flip Flops: 17 out of 4896 0% Number of 4 input LUTs: 35 out of 4896 0%

Number of IOs: 2.2.

Number of bonded IOBs: 22 out of 158 13% Number of GCLKs: 1 out of 24 4%

b) Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE **REPORT**

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

Clock Signal | Clock buffer(FF name) | Load | clk | BUFGP | 17 |

Asynchronous Control Signals Information:

Control Signal | Buffer(FF name) | Load | IBUF

rst | 8 |

Timing Summary:

Speed Grade: -5

Minimum period: 2.665ns (Maximum Frequency: 375.242MHz)

Minimum input arrival time before clock: 3.788ns Maximum output required time after clock: 4.063ns Maximum combinational path delay: No path found

Timing Detail:

All values displayed in nanoseconds (ns)

TESTBENCH PROGRAM:

```
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
ENTITY shift reg tb IS
END shift reg tb;
ARCHITECTURE behavior OF shift reg tb IS
  COMPONENT shift reg
PORT(
rst: IN std logic;
Sin: IN std logic;
clk: IN std logic;
mode: IN std logic vector(1 downto 0);
Pin: IN std logic vector(7 downto 0);
Sout: OUT std logic;
Pout : OUT std_logic_vector(7 downto 0)
    );
  END COMPONENT;
signalrst : std logic := '0';
signal Sin : std logic := '0';
signalclk : std logic := '0';
signal mode : std logic vector(1 downto 0) := (others => '0');
signal Pin: std logic vector(7 downto 0) := (others => '0');
signalSout : std logic;
```

```
signal Pout : std logic vector(7 downto 0);
BEGIN
uut: shift reg PORT MAP (
rst => rst,
      Sin => Sin,
clk => clk
mode => mode,
      Pin => Pin
Sout =>Sout,
      Pout => Pout
     );
clk process :process
begin
     clk \le '0';
     wait for 5 ns;
     clk<= '1';
     wait for 5 ns;
end process;
stim rst: process
begin
rst<= '1';
wait for 40 ns;
rst \le '0';
  wait;
end process;
  stim mode1: process
begin
wait for 40 ns;
mode(1) \le '0';
wait for 250 ns;
mode(1) \le '1';
wait for 180 ns;
   mode(1) \le '0';
end process;
  stim mode0: process
begin
   wait for 40 ns;
mode(0) \le '0';
wait for 160 ns;
   mode(0) \le '1';
wait for 90 ns;
mode(0) \le '0';
wait for 160 ns;
```

```
mode(0) <= '1';
wait for 20 ns;
mode(0) <= '0';
end process;


stim_Sin: process
begin
    Sin <=not(Sin);
    wait for 20 ns;

end process;

stim_Pin: process
begin

    Pin <= "10101101";
    wait;
end process;</pre>
```

ISIM WAVEFORM:



PlanAhead Generated physical constraints

```
NET "mode[1]" LOC = P160;
NET "mode[0]" LOC = P153;
NET "Pin[7]" LOC = P192;
NET "Pin[6]" LOC = P193;
NET "Pin[5]" LOC = P189;
NET "Pin[4]" LOC = P190;
NET "Pin[3]" LOC = P186;
NET "Pin[2]" LOC = P187;
NET "Pin[1]" LOC = P185;
NET "Pin[0]" LOC = P181;
NET "Pout[7]" LOC = P179;
NET "Pout[6]" LOC = P180;
NET "Pout[5]" LOC = P177;
NET "Pout[4]" LOC = P178;
NET "Pout[3]" LOC = P152;
NET "Pout[2]" LOC = P168;
NET "Pout[1]" LOC = P171;
NET "Pout[0]" LOC = P172;
NET "clk" LOC = P132;
NET "rst" LOC = P204:
NET "Sin" LOC = P205;
NET "Sout" LOC = P199;
```