

AN4088 Application note

Migrating between STM32F1 and STM32F0 series microcontrollers

Introduction

For designers of STM32 microcontroller applications, it is important to be able to easily replace one microcontroller type by another within the same product family. One key advantage of STM32 microcontrollers is their simplified porting thanks to a strong focus on compatibility across the portfolio. Migrating an application to a different microcontroller is often needed to fulfill higher product requirements more demanding on memory size or with increased number of I/Os. Cost reduction is another reason for change to smaller components and shrunk PCB area.

This application note is written to help users with the analysis of the steps required to migrate from an existing STM32F1 series device to an STM32F0 series device. It gathers the most important information and lists the mandatory aspects that users need to address.

To migrate an application from STM32F1 series to STM32F0 series, users have to analyze the hardware migration, the peripheral migration and the firmware migration.

To benefit fully from the information included in this application note, users should be familiar with the STM32 microcontroller family. Refer to the following documents available from www.st.com.

- STM32F1xx family reference manuals (RM0008 and RM0041), STM32F1xx product datasheets, and STM32F1xx Flash programming manuals (PM0075, PM0063 and PM0068).
- STM32F0xx family reference manuals (RM0091 and RM0360) and STM32F0xx product datasheets.

For an overview of the whole STM32 series and a comparison of the different features of each STM32 product series, please refer to AN3364 *Migration and compatibility guidelines for STM32 microcontroller applications*.

Table 1 lists the microcontrollers and development tools addressed by this application note.

Table 1. Applicable products

Туре	Part numbers		
Microcontroller	STM32F0 series, STM32F1 series.		

Note:

The following notational convention is used in the rest of the document: STM32F0xx is used instead of STM32F0xxxx when referring to products of STM32F0 series, and STM32F1xx is used instead of STM32F1xxxx when referring to products of STM32F1 series.

February 2015 DocID023072 Rev 3 1/71

Contents AN4088

Contents

1		ware migration from STM32F1 to STM32F0 es6
2	Boot	mode compatibility 8
3	Perip	oheral migration
	3.1	STM32 product cross-compatibility 9
	3.2	System architecture
	3.3	Memory mapping
	3.4	Reset and clock controller (RCC) interface
	3.5	DMA interface
	3.6	Interrupt vectors
	3.7	GPIO interface
	3.8	EXTI source selection
	3.9	Flash interface
	3.10	ADC interface
	3.11	PWR interface
	3.12	Real-time clock (RTC) interface
	3.13	SPI interface
	3.14	I2C interface
	3.15	USART interface
	3.16	CEC interface
	3.17	USB interface
4	Firm	ware migration using the library40
	4.1	Migration steps
	4.2	RCC driver
	4.3	Flash driver
	4.4	CRC driver
	4.5	GPIO configuration update
		4.5.1 Output mode
		4.5.2 Input mode



		4.5.3 Analog mode
		4.5.4 Alternate function mode
	4.6	EXTI Line0
	4.7	NVIC interrupt configuration
	4.8	ADC configuration 50
	4.9	DAC driver
	4.10	PWR driver
	4.11	Backup data registers
	4.12	CEC application code
	4.13	I2C driver 58
	4.14	SPI driver
	4.15	USART driver
	4.16	IWDG driver 69
5	Revis	on history

List of tables AN4088

List of tables

Table 1.	Applicable products	1
Table 2.	STM32F1 series and STM32F03x/STM32F05x device pinout differences	6
Table 3.	STM32F1 series and STM32F04x device pinout differences	6
Table 4.	STM32F1 series and STM32F07x device pinout differences	7
Table 5.	STM32F1 series and STM32F09x device pinout differences	7
Table 6.	Boot modes	8
Table 7.	STM32 peripheral compatibility analysis, STM32F1 versus STM32F0 series	9
Table 8.	IP bus mapping differences between STM32F0 and STM32F1 series	12
Table 9.	RCC differences between STM32F1 and STM32F0 series	14
Table 10.	Example of migrating system clock configuration code from STM32F1 to STM32F0	16
Table 11.	RCC registers used for peripheral access configuration	
Table 12.	DMA request differences between STM32F1 series and STM32F09x family	18
Table 13.	DMA request differences between STM32F1 series and STM32F07x family	21
Table 14.	DMA request differences between STM32F1 series and STM32F05x/STM32F03x	
	families	23
Table 15.	Interrupt vector differences between STM32F1 series and STM32F0	
	series	
Table 16.	GPIO differences between STM32F1 series and STM32F0 series	29
Table 17.	Flash differences between STM32F1 series and STM32F0 series	31
Table 18.	ADC differences between STM32F1 series and STM32F0 series	33
Table 19.	PWR differences between STM32F1 series and STM32F0 series	34
Table 20.	STM32F10x and STM32F0xx source clock API correspondence	41
Table 21.	STM32F10x and STM32F0xx Flash driver API correspondence	42
Table 22.	STM32F10xx and STM32F0xx CRC driver API correspondence	
Table 23.	STM32F10x and STM32F0xx MISC driver API correspondence	
Table 24.	STM32F10x and STM32F0xx DAC driver API correspondence	
Table 25.	STM32F10x and STM32F0xx PWR driver API correspondence	
Table 26.	STM32F10xx and STM32F0xx CEC driver API correspondence	
Table 27.	STM32F10xx and STM32F0xx I2C driver API correspondence	
Table 28.	STM32F10xx and STM32F0xx SPI driver API correspondence	
Table 29.	STM32F10x and STM32F0xx USART driver API correspondence	
Table 30.	STM32F10xx and STM32Fxx IWDG driver API correspondence	69
Table 31	Document revision history	70



AN4088 List of figures

List of figures

Figure 1.	System architecture	. 11



Hardware migration from STM32F1 to STM32F0 1 series

The entry-level STM32F1xx and general-purpose STM32F0xx families are pin-to-pin compatible. All peripherals shares the same pins in the two families, but there are some minor differences between packages.

The transition from the STM32F1 series to the STM32F0 series is simple as only a few pins are impacted. The impacted pins are shown in bold in the following tables.

Table 2. STM32F1 series and STM32F03x/STM32F05x device pinout differences

	LQFP48	STM32F1 series	STM32F03x/5x devices		
LQFP64		Pinout	Pinout STM32F031/51	Pinout STM32F038/58	
5	5	PD0 - OSC_IN	PF0 - OSC_IN	PF0 - OSC_IN	
6	6	PD1 - OSC_OUT	PF1 - OSC_OUT	PF1 - OSC_OUT	
18	-	VSS_4	PF4	PF4	
19	-	VDD_4	PF5	PF5	
28	20	BOOT1 - PB2	PB2	NPOR	
47	35	VSS_2	PF6	PF6	
48	36	VDD_2	PF7	PF7	

Table 3. STM32F1 series and STM32F04x device pinout differences

LQFP48	STM32F1 series	STM32F04x devices		
	Pinout	Pinout STM32F042	Pinout STM32F048	
5	PD0 - OSC_IN	PF0 - OSC_IN	PF0 - OSC_IN	
6	PD1 - OSC_OUT	PF1 - OSC_OUT	PF1 - OSC_OUT	
20	BOOT1 - PB2	PB2	NPOR	
35	VSS_2	PF6	PF6	
36	VDD_2	VDDIO2	VDDIO2	
44	воото	BOOT0 - PF11	BOOT0 - PF11	

6/71 DocID023072 Rev 3



Table 4. STM32F1 series and STM32F07x device pinout differences

LQFP100	STM32F1 series	STM32	STM32F07x devices		
	Pinout	Pinout STM32F071/72	Pinout STM32F078		
10	VSS_5	PF9	PF9		
11	VDD_5	PF10	PF10		
12	OSC_IN	PF0 - OSC_IN	PF0 - OSC_IN		
13	OSC_OUT	PF1 - OSC_OUT	PF1 - OSC_OUT		
19	VSSA	PF2	PF2		
20	VREF -	VSSA	VSSA		
21	VREF +	VDDA	VDDA		
22	VDDA	PF3	PF3		
37	BOOT1 - PB2	PB2	NPOR		
73	NC	PF6	PF6		
75	VDD_2	VDDIO2	VDDIO2		

Table 5. STM32F1 series and STM32F09x device pinout differences

LQFP100	STM32F1 series	STM32F09x devices		
	Pinout	Pinout STM32F091	Pinout STM32F098	
10	VSS_5	PF9	PF9	
11	VDD_5	PF10	PF10	
12	OSC_IN	PF0 - OSC_IN	PF0 - OSC_IN	
13	OSC_OUT	PF1 - OSC_OUT	PF1 - OSC_OUT	
19	VSSA	PF2	PF2	
20	VREF -	VSSA	VSSA	
21	VREF +	VDDA	VDDA	
22	VDDA	PF3	PF3	
37	BOOT1 - PB2	PB2	NPOR	
73	NC	PF6	PF6	
75	VDD_2	VDDIO2	VDDIO2	
94	воото	BOOT0-PF11	BOOT0- PF11	



2 Boot mode compatibility

The way to select the boot mode on the STM32F0xx products differs from STM32F1xx product family. Instead of using two pins for the boot mode setting, STM32F0xx products use BOOT0 pin and retrieve the nBOOT1 value from an option bit located in the User option bytes at 0x1FFFF800 memory address.

On the STM32F04x and STM32F09x devices the BOOT0 pin can be replaced by nBOOT0 bit using the BOOT_SEL bit in the User option bytes. This provides the ability to use PF11 GPIO on the device.

Table 6 summarizes the different configurations available for the Boot mode selection.

	Boot mode	configuration	1				
n BOOT1 bit	BOOT0 pin	BOOT_SEL bit	nBOOT0 bit	Mode			
х	0	1	х	Main Flash memory is selected as boot space			
1	1	1	х	System memory is selected as boot space			
0	1	1	х	Embedded SRAM is selected as boot space			
х	х	0	1	Main Flash memory is selected as boot space			
1	х	0	0	System memory is selected as boot space			
0	х	0	0	Embedded SRAM is selected as boot space			

Table 6. Boot modes⁽¹⁾

Note: The BOOTx value is the opposite of the nBOOTx option bit, where x stands for 1 and 2.



^{1.} Gray options are available on STM32F04x and STM32F09x devices only.

AN4088 Peripheral migration

3 Peripheral migration

As shown in *Table 7*, there are three categories of peripherals. The common peripherals are supported with the dedicated firmware library without any modification, except if the peripheral instance is no longer present. You can change the instance and, of course, all the related features (clock configuration, pin configuration, interrupt/DMA request).

The modified peripherals such as ADC, RCC and RTC are different from the STM32F1 series ones and should be updated to take advantage of the enhancements and the new features in STM32F0 series.

All these modified peripherals in the STM32F0 series are enhanced to obtain smaller silicon print with features designed to offer advanced high-end capabilities in economical end products and to fix some limitations present in the STM32F1 series.

3.1 STM32 product cross-compatibility

The STM32 series embeds a set of peripherals which can be classed in three categories:

- The first category is for the peripherals which are, by definition, common to all products.
 Those peripherals are identical, so they have the same structure, registers and control
 bits. There is no need to perform any firmware change to keep the same functionality,
 at the application level, after migration. All the features and behavior remain the same.
- The second category is for the peripherals which are shared by all products but have only minor differences (in general to support new features). The migration from one product to another is very easy and does not need any significant new development effort.
- The third category is for peripherals which have been considerably changed from one product to another (new architecture, new features...). For this category of peripherals, the migration will require new development, at the application level.

Table 7 gives a general overview of this classification.

Table 7. STM32 peripheral compatibility analysis, STM32F1 versus STM32F0 series⁽¹⁾

Peripheral	STM32F1	STM32F0	Compatibility			
renpheral			Features	Pinout	Firmware driver	
SPI	Yes	Yes+	Two FIFO available, 4 bit to 16 bit data size selection	Identical	Partial compatibility	
WWDG	Yes	Yes	Same features	NA	Full compatibility	
IWDG	Yes	Yes++	added a Window mode	NA	Partial compatibility	
DBGMCU	Yes	Yes	No JTAG, No Trace	Identical for the SWD	Partial compatibility	
CRC	Yes	Yes++	added reverse capability and initial CRC value	NA	Partial compatibility	
EXTI	Yes	Yes+	Some peripherals are able to generate event in stop mode	Identical	Full compatibility	

Table 7. STM32 peripheral compatibility analysis, STM32F1 versus STM32F0 series⁽¹⁾ (continued)

Dorinkanal	CTM20F4	STM32F0	Compatibility			
Peripheral	STM32F1		Features	Pinout	Firmware driver	
CEC	Yes	Yes++	Kernel clock, arbitration lost flag and automatic transmission retry, multi- address config., wake up from stop mode	Identical	Partial compatibility	
DMA	Yes	Yes	1 DMA controller with up to 7 channels	NA	Full compatibility	
TIM	Yes	Yes+	enhancement	Identical for same feature	Partial compatibility	
PWR	Yes	Yes+	No V _{REF} , V _{DDA} can be greater than V _{DD} , 1.8 mode for core.	Identical for the same feature	Partial compatibility	
RCC	Yes	Yes+	New HSI14 dedicated to ADC & HSI48 for the STM32F07x devices	PD0 & PD1 => PF0 & PF1 for the HSE	Partial compatibility	
USART	Yes	Yes+	Choice for independent clock sources, time-out feature, wake-up from stop mode	Identical	Full compatibility	
I2C	Yes	Yes++	Communication events managed by hardware, FM+, wake up from stop mode, digital filter	Identical	New driver	
DAC	Yes	Yes+	DMA underrun interrupt	Identical	Full compatibility	
ADC	Yes	Yes++	Same analog part, but new digital interface	Identical	Partial compatibility	
RTC	Yes	Yes++	sub second precision, digital calibration circuit, time-stamp function for event saving, programmable alarm, and additional auto-wakeup feature on STM32F07x devices	Identical for the same feature	New driver	
FLASH	Yes	Yes+	Option byte modified	NA	Partial compatibility	
GPIO	Yes	Yes++	New peripheral	4 new GPIOs	Partial compatibility	
CAN	Yes	Yes	Same features	NA	Full compatibility	
USB FS Device	Yes	Yes+	Support low-power mode (LPM) and battery charging detection	Identical	Partial compatibility	
CRS	NA	Yes	New peripheral	NA	NA	
Touch sensing	NA	Yes	New peripheral	NA	NA	
COMP	NA	Yes	New peripheral	NA	NA	



Peripheral STM32F1	STM22E4	STM32F0	Compatibility		
	31W32F0	Features	Pinout	Firmware driver	
SYSCFG	NA	Yes	New peripheral	NA	NA
Ethernet	Yes	NA	NA	NA	NA
SDIO	Yes	NA	NA	NA	NA
FSMC	Yes	NA	NA	NA	NA

Table 7. STM32 peripheral compatibility analysis, STM32F1 versus STM32F0 series⁽¹⁾ (continued)

3.2 System architecture

The STM32F0xx MCU family has been designed to target an entry-level market, with low-power capabilities and easy handling. In order to fulfill this aim while keeping the advanced high-end features proper to the STM32, the core has been changed for a ARM® Cortex®-M0. Its small silicon area, coupled to a minimal code footprint, allows for low-cost applications with 32-bit performance. *Figure 1* shows the correspondence between the Cortex®-M3 and Cortex®-M0 sets of instructions. Moving from STM32F1 to STM32F0 series requires a recompilation of the code to avoid the use of unavailable features.




Figure 1. System architecture

Important modifications have been performed on the MCU organization too, starting by switching from a Harvard to Von Neumann architecture, decreasing the system complexity, or focusing on SW Debug in order to simplify this precise feature.

Yes++ = New feature or new architecture, Yes+ = Same feature, but specification change or enhancement, Yes = Feature available, NA = Feature not available

3.3 Memory mapping

The peripheral address mapping has been changed in the STM32F0 series versus STM32F1 series. The main change concerns the GPIOs which have been moved from the APB bus to the AHB bus to allow them to operate at the maximum speed.

Table 8 provides the peripheral address mapping correspondence between STM32F0 and STM32F1 series.

Table 8. IP bus mapping differences between STM32F0 and STM32F1 series⁽¹⁾

Dorinhovol	STM32	F0 series	STM32F1 series	
Peripheral	Bus	Base address	Bus	Base address
TSC		0x40024000	NA	NA
CRC		0x40023000		0x40023000
FLITF	AHB1	0x40022000	ALID	0x40022000
RCC		0x40021000	AHB	0x40021000
DMA1/DMA		0x40020000		0x40020000
GPIOG	NA	NA		0x40012000
GPIOF		0x48001400		0x40011C00
GPIOE		0x4800 1000		0x40011800
GPIOD	AHB2	0x48000C00	APB2	0x40011400
GPIOC	AHB2	0x48000800		0x40011000
GPIOB		0x48000400		0x40010C00
GPIOA		0x48000000		0x40010800
DBGMCU		0x40015800	NA	NA
TIM17		0x40014800	NA	NA
TIM16		0x40014400	NA	NA
TIM15	APB2	0x40014000	NA	NA
USART1	APB2	0x40013800		0x40013800
SPI1 / I2S1		0x40013000		0x40013000
TIM1		0x40012C00	APB2	0x40012C00
ADC / ADC1		0x40012400		0x40012400
EXTI	APB2 (through SYSCFG)	0x40010400		0x40010400
SYSCFG + COMP	APB2	0x40010000	NA	NA

AN4088 Peripheral migration

Table 8. IP bus mapping differences between STM32F0 and STM32F1 series⁽¹⁾ (continued)

Davimbanal	STM32	F0 series	STM32F1 series	
Peripheral	Bus	Base address	Bus	Base address
CEC		0x40007800		0x40007800
DAC		0x40007400	APB1	0x40007400
PWR		0x40007000		0x40007000
CRS		0x40006C00	NA	NA
USB/CAN SRAM		0x40006000		0x40006000
USB	A DD4	0x40005C00		0x40005C00
I2C2	- APB1	0x40005800		0x40005800
I2C1		0x40005400		0x40005400
USART4		0x40004C00		0x40004C00
USART3		0x40004800	APB1	0x40004800
USART2		0x40004400	, , ,	0x40004400
SPI2		0x40003800		0x40003800
IWDG	Own Clock	0x40003000		0x40003000
WWDG	APB1	0x40002C00		0x40002C00
RTC	APB1 (through PWR)	0x40002800 (inc. BKP registers)		
TIM14		0x40002000	NA	NA
TIM7		0x40001400	APB1	0x40001400
TIM6	APB1	0x40001000		0x40001000
TIM3]	0x40000400		0x40000400
TIM2		0x40000000		0x40000000
TIM4	NA	NA	APB1	0x40000800
FSMC Registers	NA	NA		0xA0000000
USB OTG FS	NA	NA		0x50000000
ETHERNET MAC	NA	NA	AHB	0x40028000
DMA2	NA	NA		0x40020400
SDIO	NA	NA		0x40018000
TIM11	NA	NA		0x40015400
TIM10	NA	NA		0x40015000
TIM9	NA	NA	APB2	0x40014C00
ADC2	NA	NA	AFD2	0x40012800
ADC3	NA	NA		0x40013C00
TIM8	NA	NA		0x40013400

Table 8. IP bus mapping differences between STM32F0 and STM32F1 series⁽¹⁾ (continued)

Peripheral	STM32F0 series		STM32F1 series	
Peripileral	Bus	Base address	Bus	Base address
CAN2	NA	NA		0x40006800
CAN1	NA	NA		0x40006400
UART5	NA	NA	APB1 -	0x40005000
SPI3/I2S3	NA	NA		0x40003C00
TIM13	NA	NA		0x40001C00
TIM12	NA	NA		0x40001800
TIM5	NA	NA		0x40000C00
BKP registers	NA	NA		0x40006C00
AFIO	NA	NA	APB2	0x40010000

NA in table cells with gray shading = feature not available. STM32F0 series devices have only one APB bus, APB1 and APB2 indicate on which APB register the clock configuration bits of those peripherals are defined.

3.4 Reset and clock controller (RCC) interface

The main differences related to the RCC (Reset and clock controller) in the STM32F0 series versus STM32F1 series are presented in *Table 9*.

Table 9. RCC differences between STM32F1 and STM32F0 series

RCC	STM32F1 series	STM32F0 series
HSI 48	NA	High speed internal oscillator at 48MHz
HSI 14	NA	High speed internal oscillator dedicated to ADC
HSI	8 MHz RC factory-trimmed	Similar
LSI	40 kHz RC	Similar
HSE	3 - 25 MHz Depending on the product line used	4 - 32 MHz ⁽¹⁾
LSE	32.768 kHz	Similar
PLL	Connectivity line: main PLL + 2 PLLs for I2S, Ethernet and OTG FS clockOther product lines: main PLL	Main PLL
System clock source	HSI, HSE or PLL	HSI48, HSI, HSE or PLL
System clock frequency	Up to 72 MHz depending on the product line used,8 MHz after reset using HSI	 Up to 48 MHz depending on the product line used 8 MHz after reset using HSI⁽¹⁾
APB1/APB frequency Up to 36 MHz		Up to 48 MHz ⁽¹⁾
RTC clock source	LSI, LSE or HSE/128	LSI, LSE or HSE clock divided by 32

RCC	STM32F1 series	STM32F0 series
MCO clock source	 MCO pin (PA8) Connectivity Line: HSI, HSE, PLL/2, SYSCLK, PLL2, PLL3 or XT1 Other product lines: HSI, HSE, PLL/2 or SYSCLK 	MCO(PA8): SYSCLK, HSI, HSE, HSI14, HSI48, PLLCLK/2, LSE, LSI ⁽¹⁾
Int. oscillator measurement / calibration	LSI connected to TIM5 CH4 IC: can measure LSI w/ respect to HSI/HSE clock	 LSE and LSI clock are indirectly measured through MCO by the timer TIM14 with respect to HSI/HSE clock.⁽¹⁾ HSI14/HSE are indirectly measured through MCO by means of the TIM14 channel 1 input capture with respect to HSI clock.⁽¹⁾ HSI48 can be calibrated on the run by the mean of the CRS using a reference clock.⁽¹⁾

Table 9. RCC differences between STM32F1 and STM32F0 series (continued)

In addition to the differences described in the table above, the following additional adaptation steps may be needed for the migration.

- <u>System clock configuration</u>: when moving from STM32F1 series to STM32F0 series, only a few settings need to be updated in the system clock configuration code; mainly the Flash settings (configure the right wait states for the system frequency, prefetch enable/disable) or/and the PLL parameters configuration:
 - a) In case HSE or HSI is used directly as the system clock source, only the Flash parameters should be modified.
 - b) In case PLL (clocked by HSE or HSI) is used as the system clock source, the Flash parameters and PLL configuration need to be updated.

Table 10 below provides an example of porting a system clock configuration from STM32F1 to STM32F0 series:

- STM32F100x value line running at maximum performance: system clock at 24 MHz (PLL, clocked by the HSE (8 MHz), used as the system clock source), Flash with 0 wait states and Flash prefetch queue enabled.
- STM32F0 series running at maximum performance: system clock at 48 MHz (PLL, clocked by the HSE (8 MHz), used as the system clock source), Flash with 1 wait state and Flash prefetch enabled.

As shown in *Table 10*, only the Flash settings and PLL parameters (code in *Bold Italic*) need to be rewritten to run on STM32F0 series. However, HSE, AHB prescaler and the system clock source configuration are left unchanged, and APB prescalers are adapted to the maximum APB frequency in the STM32F0 series.

- Note: 1 The source code presented in Table 10 is intentionally simplified (timeout in wait loop removed) and is based on the assumption that the RCC and Flash registers are at their reset values.
 - 2 For STM32F0xx, you can use the clock configuration tool, STM32F0xx_Clock_Configuration.xls, to generate a customized system_stm32f0xx.c file



^{1.} Same feature but spec change or enhancement.

containing a system clock configuration routine, depending on your application requirements.

Table 10. Example of migrating system clock configuration code from STM32F1 to STM32F0

STM32F100x Value Line running at 24 MHz (PLL as STM32F0xx running at 48 MHz (PLL as clock source) clock source) with 0 wait states with 1 wait state /* Enable HSE ----*/ /* Enable HSE ----*/ RCC->CR |= ((uint32_t)RCC_CR_HSEON); RCC->CR |= ((uint32_t)RCC_CR_HSEON); /* Wait till HSE is ready */ /* Wait till HSE is ready */ while((RCC->CR & RCC_CR_HSERDY) == 0) while((RCC->CR & RCC_CR_HSERDY) == 0) } /* Flash configuration ----*/ /* Flash configuration ----*/ /* Prefetch ON, Flash 1 wait state */ /* Prefetch ON, Flash 0 wait state */ FLASH->ACR |= FLASH_ACR_PRFTBE | FLASH->ACR |= FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY; FLASH_ACR_LATENCY_0; /* AHB and APB prescaler configuration --*/ /* AHB and APB prescaler configuration --*/ /* HCLK = SYSCLK */ /* HCLK = SYSCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; /* PCLK = HCLK */ /* PCLK2 = HCLK */ RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1; RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; /* PLL configuration = HSE * 6 = 48 MHz -*/ /* PCLK1 = HCLK */ RCC->CFGR = (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1; RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL6); /* Enable PLL */ /* PLL configuration = (HSE / 2) * 6 = 24 MHz RCC->CR |= RCC_CR_PLLON; RCC->CFGR = (uint32_t) (RCC_CFGR_PLLSRC_PREDIV1 | /* Wait till PLL is ready */ RCC_CFGR_PLLXTPRE_PREDIV1_Div2 while((RCC->CR & RCC_CR_PLLRDY) == 0) RCC_CFGR_PLLMULL6); } /* Enable PLL */ RCC->CR |= RCC_CR_PLLON; /* Select PLL as system clock source ----*/ RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; /* Wait till PLL is ready */ while((RCC->CR & RCC_CR_PLLRDY) == 0) /* Wait till PLL is used as system clock source */ while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL) /* Select PLL as system clock source ----*/ { RCC->CFGR &= } $(uint32_t)((uint32_t) \sim (RCC_CFGR_SW));$ RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; $/\!\!\!\!\!\!^{\star}$ Wait till PLL is used as system clock while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) $!= (uint32_t)0x08)$ { }

16/71 DocID023072 Rev 3

2. <u>Peripheral access configuration</u>: since the address mapping of some peripherals has been changed in STM32F0 series versus STM32F1 series, you need to use different registers to [enable/disable] or [enter/exit] the peripheral [clock] or [from reset mode].

	Table 11. 1000 registers about for peripheral access configuration				
Bus	Register	Comments			
AHB	RCC_AHBRSTR	Used to [enter/exit] the AHB peripheral from reset			
AHB	RCC_AHBENR	Used to [enable/disable] the AHB peripheral clock			
APB1	RCC_APB1RSTR	Used to [enter/exit] the APB1 peripheral from reset			
APBI	RCC_APB1ENR	Used to [enable/disable] the APB1 peripheral clock			
APB2	RCC_APB2RSTR	Used to [enter/exit] the APB2 peripheral from reset			
	RCC_APB2ENR	Used to [enable/disable] the APB2 peripheral clock			

Table 11. RCC registers used for peripheral access configuration

To configure the access to a given peripheral, you have first to know to which bus this peripheral is connected; refer to *Table 8* then, depending on the action needed, program the right register as described in *Table 11* above. For example, if USART1 is connected to the APB2 bus, to enable the USART1 clock you have to configure APB2ENR register as follows:

RCC->APB2ENR |= RCC_APB2ENR_USART1EN;

- 3. Peripheral clock configuration: some peripherals have a dedicated clock source independent from the system clock, and used to generate the clock required for their operation:
 - a) ADC: in STM32F0 series, the ADC features two possible clock sources:
 - The first one is based on the PCLK; a prescaler allows you to reduce the ADC input frequency by a factor 2 or 4 before getting to the ADC.
 - The other one is a completely new feature on stingray; a dedicated 14 MHz oscillator (HSI14) is integrated on the chip and can be used for the ADC input frequency.
 - b) RTC: in STM32F0 series, the RTC features three possible clock sources:
 - The first one is based on the HSE Clock; a prescaler divides its frequency by 32 before going to the RTC.
 - The second one is the LSE oscillator.
 - The third clock source is the LSI RC with a value of 40 KHz.
 - c) <u>USB:</u> in STM32F0x2 family, the USB may take benefit of different clock sources to have the necessary 48 MHz:
 - The first source is the sysclk to get for example the PLL associated to a precise HSE crystal providing an accurate 48 MHz to the peripheral.
 - The second source is the internal HSI48 associated to the CRS peripheral that allows the HSI48 to be trimmed in run time on a precise reference clock, that is the start of frame signal, making the USB usable without crystal.

3.5 DMA interface

STM32F1 and STM32F0 series use the same fully compatible DMA controller.

The STM32F03x/05x product families use one 5-channel and the STM32F07x family uses one 7-channel DMA controller. The STM32F09x family uses a 7-channel DMA controller and an additional 5-channel DMA2 controller, while the STM32F1 series uses two 5-channel DMA controllers. Each channel is dedicated to managing memory access requests from one or more peripherals.

The tables below present the correspondence between the DMA requests of the peripherals in STM32F1 series and STM32F0 series.

Table 12. DMA request differences between STM32F1 series and STM32F09x family⁽¹⁾

Peripheral	DMA request	STM32F1 series	STM32 F09x family
ADC1 / ADC	ADC1 / ADC	DMA1_Channel1	DMA1_Channel1 / DMA1_Channel2 / DMA2_Channel5
ADC3	ADC3	DMA2_Channel5	NA
DAC	DAC_Channel1 / DAC	DMA2_Channel3 / DMA1_Channel3(*)	DMA1_Channel3 / DMA2_Channel3
SPI1	SPI1_Rx SPI1_Tx	DMA1_Channel2 DMA1_Channel3	DMA1_Channel2 / DMA2_Channel3 DMA1_Channel3 / DMA2_Channel4
SPI2	SPI2_Rx SPI2_Tx	DMA1_Channel4 DMA1_Channel5	DMA1_Channel4 / DMA1_Channel6 DMA1_Channel5 / DMA1_Channel7
SPI3	SPI3_Rx SPI3_Tx	DMA2_Channel1 DMA2_Channel2	NA
USART1	USART1_Rx USART1_Tx	DMA1_Channel5 DMA1_Channel4	DMA1_Channel1 / DMA1_Channel3 /
USART2	USART2_Rx USART2_Tx	DMA1_Channe6 DMA1_Channel7	DMA1_Channel1 / DMA1_Channel3 / DMA1_Channel5 / DMA1_Channel6 / DMA2_Channel2 / DMA2_Channel3 DMA1_Channel2 / DMA1_Channel4 / DMA1_Channel7 / DMA2_Channel1 / DMA2_Channel4 / DMA2_Channel5
USART3	USART3_Rx USART3_Tx	DMA1_Channe3 DMA1_Channel2	DMA1_Channel1 / DMA1_Channel3 /

AN4088 Peripheral migration

Table 12. DMA request differences between STM32F1 series and STM32F09x family⁽¹⁾ (continued)

Peripheral	DMA request	STM32F1 series	STM32 F09x family
USART4	USART4_Rx USART4_Tx	DMA2_Channel3 DMA2_Channel5	DMA1_Channel1 / DMA1_Channel3 / DMA1_Channel5 / DMA1_Channel6 / DMA2_Channel2 / DMA2_Channel3 DMA1_Channel2 / DMA1_Channel4 / DMA1_Channel7 / DMA2_Channel1 / DMA2_Channel4 / DMA2_Channel4 / DMA2_Channel5
USART5	USART5_Rx USART5_Tx	DMA2_Channe4 DMA2_Channel1	DMA1_Channel1 / DMA1_Channel3 / DMA1_Channel5 / DMA1_Channel6 / DMA2_Channel2 / DMA2_Channel3 DMA1_Channel2 / DMA1_Channel4 / DMA1_Channel7 / DMA2_Channel1 / DMA2_Channel4 / DMA2_Channel4 / DMA2_Channel5
USART6	USART6_Rx USART6_Tx	NA	DMA1_Channel1 / DMA1_Channel3 / DMA1_Channel5 / DMA1_Channel6 / DMA2_Channel2 / DMA2_Channel3 DMA1_Channel2 / DMA1_Channel4 / DMA1_Channel7 / DMA2_Channel1 / DMA2_Channel4 / DMA2_Channel4 / DMA2_Channel5
USART7	USART7_Rx USART7_Tx	NA	DMA1_Channel1 / DMA1_Channel3 / DMA1_Channel5 / DMA1_Channel6 / DMA2_Channel2 / DMA2_Channel3 DMA1_Channel2 / DMA1_Channel4 / DMA1_Channel7 / DMA2_Channel1 / DMA2_Channel4 / DMA2_Channel4 / DMA2_Channel5

Table 12. DMA request differences between STM32F1 series and STM32F09x family⁽¹⁾ (continued)

Peripheral	DMA request	STM32F1 series	STM32 F09x family
USART8	USART8_Rx USART8_Tx	NA	DMA1_Channel1 / DMA1_Channel3 / DMA1_Channel5 / DMA1_Channel6 / DMA2_Channel2 / DMA2_Channel3 DMA1_Channel2 / DMA1_Channel4 / DMA1_Channel7 / DMA2_Channel1 / DMA2_Channel4 / DMA2_Channel4 / DMA2_Channel5
I2C1	I2C1_Rx I2C1_Tx	DMA1_Channe7 DMA1_Channel6	DMA1_Channel3 / DMA1_Channel6 DMA1_Channel2 / DMA1_Channel7
I2C2	I2C2_Rx I2C2_Tx	DMA1_Channel5 DMA1_Channel4	NA
SDIO	SDIO	DMA2_Channel4	NA
TIM1	TIM1_UP TIM1_CH1 TIM1_CH2 TIM1_CH3 TIM1_CH4 TIM1_TRIG TIM1_COM	DMA1_Channel5 DMA1_Channel2 DMA1_Channel3 DMA1_Channel6 DMA1_Channel4 DMA1_Channel4 DMA1_Channel4	DMA1_Channel5 DMA1_Channel2 / DMA1_Channel6 DMA1_Channel3 / DMA1_Channel6 DMA1_Channel5 / DMA1_Channel6 DMA1_Channel6 DMA1_Channel6
TIM8	TIM8_UP TIM8_CH1 TIM8_CH2 TIM8_CH3 TIM8_CH4 TIM8_TRIG TIM8_COM	DMA2_Channel1 DMA2_Channel3 DMA2_Channel5 DMA2_Channel1 DMA2_Channel2 DMA2_Channel2 DMA2_Channel2	NA NA
TIM2	TIM2_UP TIM2_CH1 TIM2_CH2 TIM2_CH3 TIM2_CH4	DMA1_Channel2 DMA1_Channel5 DMA1_Channel7 DMA1_Channel1 DMA1_Channel7	DMA1_Channel2 DMA1_Channel5 DMA1_Channel3 / DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 / DMA1_Channel7
TIM3	TIM3_UP TIM3_CH1 TIM3_TRIG TIM3_CH3 TIM3_CH4	DMA1_Channel3 DMA1_Channel6 DMA1_Channel6 DMA1_Channel2 DMA1_Channel3	DMA1_Channel3 DMA1_Channel4 / DMA1_Channel6 DMA1_Channel4 / DMA1_Channel6



Table 12. DMA request differences between STM32F1 series and STM32F09x family⁽¹⁾ (continued)

Peripheral	DMA request	STM32F1 series	STM32 F09x family
TIM4	TIM4_UP TIM4_CH1 TIM4_CH2 TIM4_CH3	DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 DMA1_Channel5	NA
TIM5	TIM5_UP TIM5_CH1 TIM5_CH2 TIM5_CH3 TIM5_CH4 TIM5_TRIG	DMA2_Channel2 DMA2_Channel5 DMA2_Channel4 DMA2_Channel2 DMA2_Channel1 DMA2_Channel1	NA
TIM6	TIM6_UP	DMA2_Channel3 / DMA1_Channel3(*)	DMA1_Channel3 / DMA2_Channel3
TIM7	TIM7_UP	DMA2_Channe4 / DMA1_Channel4 (*)	DMA1_Channel4 / DMA2_Channel4
TIM15	TIM15_UP TIM15_CH1 TIM15_TRIG TIM15_COM	DMA1_Channel5 DMA1_Channel5 DMA1_Channel5 DMA1_Channel5	DMA1_Channel5 DMA1_Channel5 DMA1_Channel5 DMA1_Channel5
TIM16	TIM16_UP TIM16_CH1	DMA1_Channel6 DMA1_Channel6	DMA1_Channel3 / DMA1_Channel4 / DMA1_Channel6 DMA1_Channel3 / DMA1_Channel4 / DMA1_Channel6
TIM17	TIM17_UP TIM17_CH1	DMA1_Channel7 DMA1_Channel7	DMA1_Channel1 / DMA1_Channel2 / DMA1_Channel7 DMA1_Channel1 / DMA1_Channel2 / DMA1_Channel7

^{1.} NA in table cells with gray shading means Not Applicable.

Table 13. DMA request differences between STM32F1 series and STM32F07x family⁽¹⁾

Peripheral	DMA request	STM32F1 series	STM32 F07x family
ADC1 / ADC	ADC1 / ADC	DMA1_Channel1	DMA_Channel1 / DMA_Channel2
ADC3	ADC3	DMA2_Channel5	NA
DAC	DAC_Channel1 / DAC DAC_Channel2	DMA2_Channel3 / DMA1_Channel3(*) DMA2_Channel4 / DMA1_Channel4(*)	DMA_Channel3

Table 13. DMA request differences between STM32F1 series and STM32F07x family⁽¹⁾ (continued)

Peripheral	DMA request	STM32F1 series	STM32 F07x family
SPI1	SPI1_Rx	DMA1_Channel2	DMA_Channel2
	SPI1_Tx	DMA1_Channel3	DMA_Channel3
SPI2	SPI2_Rx	DMA1_Channel4	DMA_Channel4 / DMA_Channel6
	SPI2_Tx	DMA1_Channel5	DMA_Channel5 / DMA_Channel7
SPI3	SPI3_Rx SPI3_Tx	DMA2_Channel1 DMA2_Channel2	NA
USART1	USART1_Rx	DMA1_Channel5	DMA_Channel3 / DMA_Channel5
	USART1_Tx	DMA1_Channel4	DMA_Channel2 / DMA_Channel4
USART2	USART2_Rx	DMA1_Channe6	DMA_Channel5 / DMA_Channel6
	USART2_Tx	DMA1_Channel7	DMA_Channel4 / DMA_Channel7
USART3	USART3_Rx	DMA1_Channe3	DMA_Channel3 / DMA_Channel6
	USART3_Tx	DMA1_Channel2	DMA_Channel2 / DMA_Channel7
UART4	UART4_Rx	DMA2_Channel3	DMA_Channel6
	UART4_Tx	DMA2_Channel5	DMA_Channel7
UART5	UART5_Rx UART5_Tx	DMA2_Channe4 DMA2_Channel1	NA
I2C1	I2C1_Rx	DMA1_Channe7	DMA_Channel3 / DMA_Channel6
	I2C1_Tx	DMA1_Channel6	DMA_Channel2 / DMA_Channel7
I2C2	I2C2_Rx	DMA1_Channel5	DMA_Channel5
	I2C2_Tx	DMA1_Channel4	DMA_Channel4
SDIO	SDIO	DMA2_Channel4	NA
TIM1	TIM1_UP TIM1_CH1 TIM1_CH2 TIM1_CH3 TIM1_CH4 TIM1_TRIG TIM1_TRIG	DMA1_Channel5 DMA1_Channel2 DMA1_Channel3 DMA1_Channel6 DMA1_Channel4 DMA1_Channel4 DMA1_Channel4	DMA_Channel5 DMA_Channel2 / DMA_Channel6 DMA_Channel3 / DMA_Channel6 DMA_Channel5 / DMA_Channel6 DMA_Channel4 DMA_Channel4 DMA_Channel4
TIM8	TIM8_UP TIM8_CH1 TIM8_CH2 TIM8_CH3 TIM8_CH4 TIM8_TRIG TIM8_COM	DMA2_Channel1 DMA2_Channel3 DMA2_Channel5 DMA2_Channel1 DMA2_Channel2 DMA2_Channel2 DMA2_Channel2	NA
TIM2	TIM2_UP TIM2_CH1 TIM2_CH2 TIM2_CH3 TIM2_CH4	DMA1_Channel2 DMA1_Channel5 DMA1_Channel7 DMA1_Channel1 DMA1_Channel7	DMA_Channel2 DMA_Channel5 DMA_Channel3 / DMA_Channel7 DMA_Channel1 DMA_Channel4 / DMA_Channel7
TIM3	TIM3_UP TIM3_CH1 TIM3_TRIG TIM3_CH3 TIM3_CH4	DMA1_Channel3 DMA1_Channel6 DMA1_Channel6 DMA1_Channel2 DMA1_Channel3	DMA_Channel3 DMA_Channel4 / DMA_Channel6 DMA_Channel4 / DMA_Channel6 DMA_Channel2 DMA_Channel3




Table 13. DMA request differences between STM32F1 series and STM32F07x family⁽¹⁾ (continued)

Peripheral	DMA request	STM32F1 series	STM32 F07x family
TIM4	TIM4_UP TIM4_CH1 TIM4_CH2 TIM4_CH3	DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 DMA1_Channel5	NA
TIM5	TIM5_UP TIM5_CH1 TIM5_CH2 TIM5_CH3 TIM5_CH4 TIM5_TRIG	DMA2_Channel2 DMA2_Channel5 DMA2_Channel4 DMA2_Channel2 DMA2_Channel1 DMA2_Channel1	NA
TIM6	TIM6_UP	DMA2_Channel3 / DMA1_Channel3(*)	DMA_Channel3
TIM7	TIM7_UP	DMA2_Channe4 / DMA1_Channel4 (*)	DMA_Channel4
TIM15	TIM15_UP TIM15_CH1 TIM15_TRIG TIM15_COM	DMA1_Channel5 DMA1_Channel5 DMA1_Channel5 DMA1_Channel5	DMA_Channel5 DMA_Channel5 DMA_Channel5 DMA_Channel5
TIM16	TIM16_UP TIM16_CH1	DMA1_Channel6 DMA1_Channel6	DMA_Channel3 / DMA_Channel4 / DMA_Channel6 DMA_Channel3 / DMA_Channel4 / DMA_Channel6
TIM17	TIM17_UP TIM17_CH1	DMA1_Channel7 DMA1_Channel7	DMA_Channel1 / DMA_Channel2 / DMA_Channel7 DMA_Channel1 / DMA_Channel2 / DMA_Channel7

^{1.} NA in table cells with gray shading means Not Applicable.

Table 14. DMA request differences between STM32F1 series and STM32F05x/STM32F03x families $^{(1)}$

Peripheral	DMA request	STM32F1 series	STM32 F05x/STM32F03x families
ADC1 / ADC	ADC1 / ADC	DMA1_Channel1	DMA_Channel1 DMA_Channel2
ADC3	ADC3	DMA2_Channel5	NA
DAC	DAC_Channel1 / DAC DAC_Channel2	DMA2_Channel3 / DMA1_Channel3(*) DMA2_Channel4 / DMA1_Channel4(*)	DMA_Channel3
SPI1	SPI1_Rx SPI1_Tx	DMA1_Channel2 DMA1_Channel3	DMA_Channel2 DMA_Channel3
SPI2	SPI2_Rx SPI2_Tx	DMA1_Channel4 DMA1_Channel5	DMA_Channel4 DMA_Channel5
SPI3	SPI3_Rx SPI3_Tx	DMA2_Channel1 DMA2_Channel2	NA

Table 14. DMA request differences between STM32F1 series and STM32F05x/STM32F03x families $^{(1)}$ (continued)

Peripheral	DMA request	STM32F1 series	STM32 F05x/STM32F03x families
USART1	USART1_Rx USART1_Tx	DMA1_Channel5 DMA1_Channel4	DMA_Channel3 / DMA_Channel5 DMA_Channel2 / DMA_Channe4
USART2	USART2_Rx USART2_Tx	DMA1_Channe6 DMA1_Channel7	DMA_Channel5 DMA_Channel4
USART3	USART3_Rx USART3_Tx	DMA1_Channe3 DMA1_Channel2	NA
UART4	UART4_Rx UART4_Tx	DMA2_Channel3 DMA2_Channel5	NA
UART5	UART5_Rx UART5_Tx	DMA2_Channe4 DMA2_Channel1	NA
I2C1	I2C1_Rx I2C1_Tx	DMA1_Channe7 DMA1_Channel6	DMA_Channel3 DMA_Channel2
I2C2	I2C2_Rx I2C2_Tx	DMA1_Channel5 DMA1_Channel4	DMA_Channel5 DMA_Channel4
SDIO	SDIO	DMA2_Channel4	NA
TIM1	TIM1_UP TIM1_CH1 TIM1_CH2 TIM1_CH3 TIM1_CH4 TIM1_TRIG TIM1_COM	DMA1_Channel5 DMA1_Channel2 DMA1_Channel3 DMA1_Channel6 DMA1_Channel4 DMA1_Channel4 DMA1_Channel4	DMA_Channel5 DMA_Channel2 DMA_Channel3 DMA_Channel5 DMA_Channel4 DMA_Channel4 DMA_Channel4
TIM8	TIM8_UP TIM8_CH1 TIM8_CH2 TIM8_CH3 TIM8_CH4 TIM8_TRIG TIM8_COM	DMA2_Channel1 DMA2_Channel3 DMA2_Channel5 DMA2_Channel1 DMA2_Channel2 DMA2_Channel2 DMA2_Channel2	NA
TIM2	TIM2_UP TIM2_CH1 TIM2_CH2 TIM2_CH3 TIM2_CH4	DMA1_Channel2 DMA1_Channel5 DMA1_Channel7 DMA1_Channel1 DMA1_Channel7	DMA_Channel2 DMA_Channel5 DMA_Channel3 DMA_Channel1 DMA_Channel4
TIM3	TIM3_UP TIM3_CH1 TIM3_TRIG TIM3_CH3 TIM3_CH4	DMA1_Channel3 DMA1_Channel6 DMA1_Channel6 DMA1_Channel2 DMA1_Channel3	DMA_Channel3 DMA_Channel4 DMA_Channel4 DMA_Channel2 DMA_Channel3
TIM4	TIM4_UP TIM4_CH1 TIM4_CH2 TIM4_CH3	DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 DMA1_Channel5	NA

Table 14. DMA request differences between STM32F1 series and STM32F05x/STM32F03x families $^{(1)}$ (continued)

Peripheral	DMA request	STM32F1 series	STM32 F05x/STM32F03x families
TIM5	TIM5_UP TIM5_CH1 TIM5_CH2 TIM5_CH3 TIM5_CH4 TIM5_TRIG	DMA2_Channel2 DMA2_Channel5 DMA2_Channel4 DMA2_Channel2 DMA2_Channel1 DMA2_Channel1	NA
TIM6	TIM6_UP	DMA2_Channel3 / DMA1_Channel3(*)	DMA_Channel3
TIM7	TIM7_UP	DMA2_Channe4 / DMA1_Channel4 (*)	NA
TIM15	TIM15_UP TIM15_CH1 TIM15_TRIG TIM15_COM	DMA1_Channel5 DMA1_Channel5 DMA1_Channel5 DMA1_Channel5	DMA_Channel5 DMA_Channel5 DMA_Channel5 DMA_Channel5
TIM16	TIM16_UP TIM16_CH1	DMA1_Channel6 DMA1_Channel6	DMA_Channel3 / DMA_Channel4 DMA_Channel3 / DMA_Channel4
TIM17	TIM17_UP TIM17_CH1	DMA1_Channel7 DMA1_Channel7	DMA_Channel1 / DMA_Channel2 DMA_Channel1 / DMA_Channel2

^{1.} NA in table cells with gray shading means Not Applicable.



3.6 Interrupt vectors

Table 15 presents the interrupt vectors in STM32F0 series versus STM32F1 series.

The switch from ARM[®] Cortex[®]-M3 to ARM[®] Cortex[®]-M0 has introduced a reduction of the vector table. This leads to many differences between the two devices.

Table 15. Interrupt vector differences between STM32F1 series and STM32F0 series⁽¹⁾

Position	STM32F1 series	STM32F0 series
0	WWDG	WWDG
1	PVD	PVD_VDDIO2
2	TAMPER	RTC
3	RTC	FLASH
4	FLASH	RCC_CRS
5	RCC	EXTIO_1
6	EXTI0	EXTI2_3
7	EXTI1	EXTI4_15
8	EXTI2	TSC
9	EXTI3	DMA_CH1
10	EXTI4	DMA_CH2_3 DMA2_CH1_2
11	DMA1_Channel1	DMA_CH4_5_6_7 DMA2_CH3_4_5
12	DMA1_Channel2	ADC_COMP
13	DMA1_Channel3	TIM1_BRK_UP_TRG_COM
14	DMA1_Channel4	TIM1_CC
15	DMA1_Channel5	TIM2
16	DMA1_Channel6	TIM3
17	DMA1_Channel7	TIM6_DAC
18	ADC1_2	TIM7
19	CAN1_TX / USB_HP_CAN_TX	TIM14
20	CAN1_RX0 / USB_LP_CAN_RX0	TIM15
21	CAN1_RX1	TIM16
22	CAN1_SCE	TIM17
23	EXTI9_5	I2C1
24	TIM1_BRK / TIM1_BRK _TIM9	I2C2

Table 15. Interrupt vector differences between STM32F1 series and STM32F0 series⁽¹⁾ (continued)

Position	STM32F1 series	STM32F0 series
25	TIM1_UP / TIM1_UP_TIM10	SPI1
26	TIM1_TRG_COM / TIM1_TRG_COM_TIM11	SPI2
27	TIM1_CC	USART1
28	TIM2	USART2
29	TIM3	USART3_4_5_6_7_8
30	TIM4	CEC_CAN
31	I2C1_EV	USB
32	I2C1_ER	NA
33	I2C2_EV	NA
34	I2C2_ER	NA
35	SPI1	NA
36	SPI2	NA
37	USART1	NA
38	USART2	NA
39	USART3	NA
40	EXTI15_10	NA
41	RTC_Alarm	NA
42	OTG_FS_WKUP / USBWakeUp	NA
43	TIM8_BRK / TIM8_BRK_TIM12	NA
44	TIM8_UP / TIM8_UP_TIM13	NA
45	TIM8_TRG_COM / TIM8_TRG_COM_TIM14	NA
46	TIM8_CC	NA
47	ADC3	NA
48	FSMC	NA
49	SDIO	NA
50	TIM5	NA
51	SPI3	NA
52	UART4	NA
53	UART5	NA
54	TIM6	NA
55	TIM7	NA
56	DMA2_Channel1	NA



Table 15. Interrupt vector differences between STM32F1 series and STM32F0 series⁽¹⁾ (continued)

Position	STM32F1 series	STM32F0 series
57	DMA2_Channel2	NA
58	DMA2_Channel3	NA
59	DMA2_Channel4 / DMA2_Channel4_5	NA
60	DMA2_Channel5	NA
61	ЕТН	NA
62	ETH_WKUP	NA
63	CAN2_TX	NA
64	CAN2_RX0	NA
65	CAN2_RX1	NA
66	CAN2_SCE	NA
67	OTG_FS	NA

^{1.} NA in gray table cells means Not Applicable.

3.7 GPIO interface

The STM32F0 GPIO peripheral embeds new features compared to STM32F1 series, below the main features:

- GPIO mapped on AHB bus for better performance
- I/O pin multiplexer and mapping: pins are connected to on-chip peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, there can be no conflict between peripherals sharing the same I/O pin.
- More possibilities and features for I/O configuration

The STM32F0 GPIO peripheral is a new design and thus the architecture, features and registers are different from the GPIO peripheral in the STM32F1 series. Any code written for the STM32F1 series using the GPIO needs to be rewritten to run on STM32F0 series.

For more information about STM32F0 GPIO programming and usage, please refer to the "I/O pin multiplexer and mapping" section in the GPIO chapter of the STM32F0xx Reference Manual (RM0091).

The table below presents the differences between GPIOs in the STM32F1 series and STM32F0 series.

28/71 DocID023072 Rev 3

Table 16. GPIO differences between STM32F1 series and STM32F0 series

GPIO	STM32F1 series	STM32F0 series
Input mode	Floating PU PD	Floating PU PD
General purpose output	PP OD	PP PP + PU PP + PD OD OD + PU OD + PD
Alternate function output	PP OD	PP PP + PU PP + PD OD OD OD + PU OD + PD
Input / Output	Analog	Analog
Output speed	2 MHz 10 MHz 50 MHz	2 MHz 10 MHz 48 MHz
Alternate function selection	To optimize the number of peripheral I/O functions for different device packages, it is possible to remap some alternate functions to some other pins (software remap).	Highly flexible pin multiplexing allows no conflict between peripherals sharing the same I/O pin.
Max IO toggle frequency	18 MHz	12 MHz

Alternate function mode

In STM32F1 series

- The configuration to use an I/O as an alternate function depends on the peripheral mode used. For example, the USART Tx pin should be configured as an alternate function push-pull, while the USART Rx pin should be configured as input floating or input pull-up.
- 2. To optimize the number of peripheral I/O functions for different device packages (especially those with a low pin count), it is possible to remap some alternate functions to other pins by software. For example, the USART2_RX pin can be mapped on PA3 (default remap) or PD6 (by software remap).

In STM32F0 series

- 1. Whatever the peripheral mode used, the I/O must be configured as an alternate function, then the system can use the I/O in the proper way (input or output).
- 2. The I/O pins are connected to on-chip peripherals/modules through a multiplexer that allows only one peripheral alternate function to be connected to an I/O pin at a time. In this way, there can be no conflict between peripherals sharing the same I/O pin. Each

> I/O pin has a multiplexer with eight alternate function inputs (AF0 to AF7) that can be configured through the GPIOx AFRL and GPIOx AFRH registers:

- The peripheral alternate functions are mapped by configuring AF0 to AF7.
- In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped on different I/O pins to optimize the number of peripheral I/O functions for different device packages. For example, the USART2 RX pin can be mapped on PA3 or PA15 pin.

Note: Please refer to the "Alternate function mapping" table in the STM32F0x datasheet for the detailed mapping of the system and the peripheral alternate function I/O pins.

- Configuration procedure
 - Configure the desired I/O as an alternate function in the GPIOx MODER register
 - Select the type, pull-up/pull-down and output speed via the GPIOx OTYPER, GPIOx PUPDR and GPIOx OSPEEDER registers, respectively
 - Connect the I/O to the desired AFx in the GPIOx AFRL or GPIOx AFRH register

3.8 **EXTI** source selection

In STM32F1, the selection of the EXTI line source is performed through EXTIx bits in AFIO EXTICRx registers, while in STM32F0 series this selection is done through EXTIx bits in SYSCFG EXTICRx registers.

Only the mapping of the EXTICRx registers has been changed, without any changes to the meaning of the EXTIx bits. However, the maximum range of EXTIx bit values is 0b0101 as the last PORT is F (in STM32F1 series, the maximum value is 0b0110).

3.9 Flash interface

The table below presents the difference between the Flash interface of STM32F1 series and STM32F0 series, which can be grouped as follows:

- New interface, new technology
- New architecture
- New read protection mechanism, 3 read protection levels

Consequently, the STM32F0 Flash programming procedures and registers are different from the STM32F1 series, and any code written for the Flash interface in the STM32F1 series needs to be rewritten to run on STM32F0 series.

30/71 DocID023072 Rev 3



Table 17. Flash differences between STM32F1 series and STM32F0 series⁽¹⁾

FLASH		STM32F1 series	STM32F0 series
Start Addres		0x0800 0000	0x0800 0000
	End Address	up to 0x080F FFFF	up to 0x0803 FFFF
Main/Program memory	Granularity	Page of 2 Kbytes size except for Low and Medium density Page of 1 Kbytes	up to 32 Sector of 4 Kbytes: sector is 4 Pages of 1 Kbytes on STM32F03x, STM32F04x and STM32F05x or 2pages of 2Kbytes on STM32F07x. The STM32F09x has 31 sectors of
			4 Kbytes and 1 sector of 132 Kbytes.
EEPROM	Start Address	Available by SW emulation	Available by software emulation
memory	End Address	Available by SVV circulation	Available by software emulation
System memory	Start Address	0x1FFF F000	0x1FFF EC00 on STM32F03/5x 0x1FFF C800 on STM32F07x 0x1FFF C400 on STM32F04x 0x1FFF D800 on STM32F09x
	End Address	0x1FFF F7FF	0x1FFF F7FF
Option Bytes	Start Address	0x1FFF F800	0x1FFF F800
	End Address	0x1FFF F80F	0x1FFF F80B on STM32F03x, STM32F04x and STM32F05x 0x1FFF F80F on STM32F07x and STM32F09x
	Start address	0x4002 2000	0x4002 2000
Flash interface	Programming procedure	Same for all product lines	Same as STM32F1 series for Flash program and erase operations. Different from STM32F1 series for Option byte programming ⁽²⁾
	Unprotection	Read protection disable RDP = 0xA55A	Level 0 no protection RDP = 0xAA
Read Protection	Protection	Read protection enable RDP != 0xA55A	Level 1 memory protection RDP != (Level 2 & Level 0) Level 2: Lvl 1 +Debug disabled RDP = 0xCC ⁽³⁾
Write protection	•	Protection by 4Kbytes	Protection by sector ⁽³⁾

Table 17. Flash differences between STM32F1 series and STM32F0 series⁽¹⁾ (continued)

FLASH	STM32F1 series	STM32F0 series	
	STOP	STOP	
	STANDBY	STANDBY	
	WDG	WDG	
Haar Ontion by too	NA	RAM_PARITY_CHECK	
User Option bytes	NA	VDDA_MONITOR	
	NA	nBOOT1	
	NA	nBOOT0	
	NA	BOOT_SEL	
Erase granularity	Page (1 or 2 Kbytes)	Page (1 Kbytes or 2Kbytes)	
Program mode Half word (16 bit)		Half word (16 bit)	
Same feature but spec change or enhancement			
New features			

^{1.} NA in gray table cells means Not Applicable.

^{2.} New feature.

^{3.} Same feature but with specification change or enhancement.

AN4088 Peripheral migration

3.10 ADC interface

The table below presents the differences between the ADC interface of STM32F1 series and STM32F0 series; these differences are the following:

- New digital interface
- New architecture and new features

Table 18. ADC differences between STM32F1 series and STM32F0 series

ADC	STM32F1 series		STM32F0 series
ADC Type	SAR structure		SAR structure
Repartition	ADC1 / ADC2 / ADC3		ADC
Max Sampling freq	1 MSPS		1 MSPS
Number of channels	up to 21 channels		up to 16 channels + 3 internal ⁽¹⁾
Resolution	12-bit		12-bit
Conversion Modes	Single / continuous / Scan / Discontinuous / Dual Mode		Single / continuous / Scan / Discontinuous Dual Mode
DMA	Yes		Yes
External Trigger	External event for regular group For ADC1 and ADC2: TIM1 CC1 TIM1 CC2 TIM1 CC3 TIM2 CC2 TIM2 CC2 TIM3 TRG0 TIM3 TRG0 TIM4 CC4 TIM4 CC4 TIM4 CC4 TIM4 CC4 TIM5 TRG0 TIM6 CC4 TIM6 CC4 TIM6 CC4 TIM7 TRG0 TIM8 TRG0 TIM8 TRG0 TIM8 TRG0 TIM8 TRG0 TIM8 CC4 TIM8 TRG0 TIM8 CC4 TIM8 TRG0		External event TIM1_TRGO TIM1_CC4 TIM2_TRGO TIM3_TRGO TIM15_TRGO(1)
Supply requirement	2.4 V to 3.6 V		2.4 V to 3.6 V
Input range	Vref- ≤ Vin ≤ Vref+		$V_{SSA} \le V_{IN} \le V_{DDA} \le 3.6 \text{ V}$

^{1.} Same feature but specification change or enhancement.

3.11 PWR interface

In STM32F0 series the PWR controller presents some differences vs. STM32F1 series, these differences are summarized in the table below. However, the programming interface is unchanged.

Table 19. PWR differences between STM32F1 series and STM32F0 series

PWR	STM32F1 series	STM32F0x0/x1/x2 devices	STM32F0x8 devices
Power supplies	1-V _{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V _{DD} pins. 2-V _{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL. V _{DDA} and V _{SSA} must be connected to V _{DD} and V _{SS} , respectively. 3-V _{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V _{DD} is not present.	$ \begin{array}{l} 1\text{-V}_{DD} = 2.0 \text{ to } 3.6 \text{ V: external} \\ \text{power supply for } \text{I/Os and the} \\ \text{internal regulator. Provided} \\ \text{externally through V}_{DD} \text{ pins.} \\ 2\text{-V}_{DDA} = 2.0 \text{ to } 3.6 \text{ V: external} \\ \text{analog power supplies for ADC,} \\ \text{DAC, Reset blocks, RCs and} \\ \text{PLL. V}_{DDA} \text{ and V}_{SSA} \text{ must be} \\ \text{connected to V}_{DD} \text{ and V}_{SS,} \\ \text{respectively.} \\ 3\text{-V}_{BAT} = 1.65 \text{ to } 3.6 \text{ V: power} \\ \text{supply for RTC, external clock} \\ 32 \text{ kHz oscillator and backup} \\ \text{registers (through power switch)} \\ \text{when V}_{DD} \text{ is not present.} \\ 4\text{-V}_{DDIO2} = 0\text{V to } 3.6\text{V available} \\ \text{only STM32F07x} \\ \end{array} $	1-V _{DD} = 1.8 V +/- 8%: external power supply for I/Os. Provided externally through VDD pins. 2-V _{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V _{DDA} and V _{SSA} must be connected to V _{DD} and V _{SS} , respectively. 3-V _{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V _{DD} is not present. 4-V _{DDIO2} = 0V to 3.6V available only STM32F07x
Battery backup domain	Backup registers RTC LSE PC13 to PC15 I/Os	Backup registers RTC LSE RCC Backup Domain Control Register ⁽¹⁾	Backup registers RTC LSE RCC Backup Domain Control Register ⁽¹⁾
Power supply supervisor	Integrated POR / PDR circuitry Programmable Voltage Detector (PVD)	Integrated POR / PDR circuitry Programmable Voltage Detector (PVD)	Power ON reset must be controlled externally through the dedicated NPOR pin.
Low-power modes	Sleep mode Stop mode Standby mode (1.8 V domain powered-off)	Sleep mode Stop mode Standby mode (1.8 V domain powered-off)	Sleep mode Stop mode
Wake-up sources	Sleep mode - Any peripheral interrupt/wakeup event Stop mode - Any EXTI line event/interrupt Standby mode - WKUP pin rising edge - RTC alarm - External reset in NRST pin - IWDG reset	Sleep mode - Any peripheral interrupt/wakeup event Stop mode - Any EXTI line event/interrupt Standby mode - WKUPx pins rising edge - RTC alarm / autowakeup - External reset in NRST pin - IWDG reset	Sleep mode - Any peripheral interrupt/wakeup event Stop mode - Any EXTI line event/interrupt

^{1.} Same feature but specification change or enhancement



3.12 Real-time clock (RTC) interface

The STM32F0 series embeds a new RTC peripheral versus the STM32F1 series. The architecture, features and programming interface are different.

As a consequence, the STM32F0 RTC programming procedures and registers are different from those of the STM32F1 series, so any code written for the STM32F1 series using the RTC needs to be rewritten to run on STM32F0 series.

The STM32F0 RTC provides best-in-class features:

- BCD timer/counter
- Time-of-day clock/calendar featuring subsecond precision with programmable daylight saving compensation
- Automatic wake-up unit generating a periodic flag that triggers an automatic wake-up interrupt
- A programmable alarm
- Digital calibration circuit
- Time-stamp function for event saving
- Accurate synchronization with an external clock using the subsecond shift feature.
- 5 backup registers (20 bytes) which are reset when a tamper detection event occurs

For more information about STM32F0 RTC features, please refer to RTC chapter of STM32F0xx Reference Manual (RM0091).

For advanced information about the RTC programming, please refer to Application Note AN3371 *Using the STM32 HW real-time clock (RTC)*.

3.13 SPI interface

The STM32F0 series embeds a new SPI peripheral versus the STM32F1 series. The architecture, features and programming interface are modified to introduce new capabilities.

As a consequence, the STM32F0 SPI programming procedures and registers are similar to those of the STM32F1 series but with new features. The code written for the STM32F1 series using the SPI needs little rework to run on STM32F0 series, if it did not use new capabilities.

The STM32F0 SPI provides best-in-class added features:

- Enhanced NSS control NSS pulse mode (NSSP) and TI mode
- Programmable data frame length from 4-bit to 16-bit
- Two 32-bit Tx/Rx FIFO buffers with DMA capability and data packing access for frames fitted into one byte (up to 8-bit)
- 8-bit or 16-bit CRC calculation length for 8-bit and 16-bit data.

Furthermore, the SPI peripheral, available in the STM32F0 family, fixes the CRC limitation present in the STM32F1 family product. For more information about STM32F0 SPI features, please refer to SPI chapter of STM32F0xx Reference Manual (RM0091).

3.14 I2C interface

The STM32F0 series embeds a new I2C peripheral versus the STM32F1 series. The architecture, features and programming interface are different.

As a consequence, the STM32F0 I2C programming procedures and registers are different from those of the STM32F1 series, so any code written for the STM32F1 series using the I2C needs to be rewritten to run on STM32F0 series.

The STM32F0 I2C provides best-in-class new features:

- Communication events managed by hardware.
- Programmable analog and digital noise filters.
- Independent clock source: HSI or SYSCLK.
- Wake-up from STOP mode.
- Fast mode + (up to 1MHz) with 20mA I/O output current drive.
- 7-bit and 10-bit addressing mode, multiple 7-bit slave address support with configurable masks.
- Address sequence automatic sending (both 7-bit and 10-bit) in master mode.
- Automatic end of communication management in master mode.
- Programmable Hold and Setup times.
- Command and Data Acknowledge control.

For more information about STM32F0 I2C features, please refer to I2C chapter of STM32F0xx Reference Manual (RM0091).

3.15 USART interface

The STM32F0 series embeds a new USART peripheral versus the STM32F1 series. The architecture, features and programming interface are modified to introduce new capabilities.

As a consequence, the STM32F0 USART programming procedures and registers are modified from those of the STM32F1 series, so any code written for the STM32F1 series using the USART needs to be updated to run on STM32F0 series.

36/71 DocID023072 Rev 3

The STM32F0 USART provides best-in-class added features:

- · A choice of independent clock sources allowing
 - UART functionality and wake-up from low power modes,
 - convenient baud-rate programming independently of the APB clock reprogramming.
- Smartcard emulation capability: T=0 with auto retry and T=1
- Swappable Tx/Rx pin configuration
- Binary data inversion
- Tx/Rx pin active level inversion
- Transmit/receive enable acknowledge flags
- New Interrupt sources with flags:
 - Address/character match
 - Block length detection and timeout detection
- Timeout feature
- Modbus communication
- Overrun flag disable
- DMA disable on reception error
- Wake-up from STOP mode
- Auto baud rate detection capability
- Driver Enable signal (DE) for RS485 mode

For more information about STM32F0 USART features, please refer to USART chapter of STM32F0xx Reference Manual (RM0091).

Peripheral migration AN4088

3.16 CEC interface

The STM32F0 series embeds a new CEC peripheral versus the STM32F1 series. The architecture, features and programming interface are modified to introduce new capabilities.

As a consequence, the STM32F0 CEC programming procedures and registers are different from those of the STM32F1 series, so any code written for the STM32F1 series using the CEC needs to be rewritten to run on STM32F0 series.

The STM32F0 CEC provides best-in-class added features:

- 32 KHz CEC kernel with dual clock
 - LSE
 - HSI/244
- Reception in listen mode
- · Rx tolerance margin: standard or extended
- Arbitration (signal free time): standard (by H/W) or aggressive (by S/W)
- Arbitration lost detected flag/interrupt
- Automatic transmission retry supported in case of arbitration lost
- Multi-address configuration
- Wake-up from STOP mode
- Receive error detection
 - Bit rising error (with stop reception)
 - Short bit period error
 - Long bit period error
- Configurable error bit generation
 - on bit rising error detection
 - on long bit period error detection
- Transmission under run detection
- Reception overrun detection

The following features present in the STM32F1 family are now handled by the new STM32F0 CEC features and thus are no more available.

- Bit timing error mode & bit period error mode, by the new error handler
- Configurable prescaler frequency divider, by the CEC fixed kernel clock

For more information about STM32F0 CEC features, please refer to CEC chapter of STM32F0xx Reference Manual (RM0091).

3.17 USB interface

The STM32F0 series embeds an enhanced USB peripheral versus the STM32F1 series. New features are introduced to provide more capabilities to users.

The STM32F0 USB provides best-in-class added features:

- Up to 1024 Bytes of dedicated packet buffer memory SRAM (last 256 Bytes are exclusively shared with CAN peripheral)
- Battery Charging Specification Revision 1.2 support
- USB connect / disconnect capability (controllable embedded pull-up resistor on USB_DP line)
- USB 2.0 Link Power Management (LPM) support
- Crystal-less capability with the HSI48 RC oscillator and the CRS, that can use the USB SOF signal to adjust the frequency on-fly

4 Firmware migration using the library

This section describes how to migrate an application based on STM32F1xx Standard Peripherals Library in order to use the STM32F0xx Standard Peripherals Library.

The STM32F1xx and STM32F0xx libraries have the same architecture and are CMSIS compliant; they use the same driver naming and the same APIs for all compatible peripherals.

Only a few peripheral drivers need to be updated to migrate the application from an STM32F1 series to an STM32F0 series product.

Note:

In the rest of this chapter (unless otherwise specified), the term "STM32F0xx Library" is used to refer to the STM32F0xx Standard Peripherals Library, and the term "STM32F10x Library" is used to refer to the STM32F10x Standard Peripherals Library.

4.1 Migration steps

To update your application code to run on STM32F0xx Library, you have to follow the steps listed below:

- 1. Update the toolchain startup files
 - a) Project files: device connections and Flash memory loader. These files are provided with the latest version of your toolchain that supports STM32F0xxx devices. For more information, please refer to your toolchain documentation.
 - b) Linker configuration and vector table location files: these files are developed following the CMSIS standard and are included in the STM32F0xx Library install package under the following directory: Libraries\CMSIS\Device\ST\STM32F0xx.
- 2. Add STM32F0xx Library source files to the application sources
 - a) Replace the *stm32f10x_conf.h* file of your application with *stm32f0xx_conf.h* provided in STM32F0xx Library.
 - b) Replace the existing *stm32f10x_it.c/stm32f10x_it.h* files in your application with *stm32f0xx it.c/Stm32f0xx it.h* provided in STM32F0xx Library.
- 3. Update the part of your application code that uses the RCC, PWR, GPIO, FLASH, ADC and RTC drivers. Further details are provided in the next section.

Note:

The STM32F0xx Library comes with a rich set of examples (67 in total) demonstrating how to use the different peripherals (under Project\STM32F0xx_StdPeriph_Examples\).

4.2 RCC driver

<u>System clock configuration</u>: as presented in section 3.4: Reset and clock controller (RCC) interface, the STM32F0 and STM32F1 series have the same clock sources and configuration procedures. However, there are some differences related to the product voltage range, PLL configuration, maximum frequency and Flash wait state configuration. Thanks to the CMSIS layer, these differences are hidden from the application code; you only have to replace the system_stm32f10x.c file by system_stm32f0xx.c file. This file provides an implementation of SystemInit() function



used to configure the microcontroller system at start-up and before branching to the main() program.

Note:

For STM32F0xx, you can use the clock configuration tool, STM32F0xx_Clock_Configuration.xls, to generate a customized SystemInit() function depending on your application requirements. For more information, refer to AN4055 "Clock configuration tool for STM32F0xx microcontrollers".

Peripheral access configuration: as presented in section 3.4: Reset and clock controller (RCC) interface, you need to call different functions to [enable/disable] or [enter/exit] the peripheral [clock] or [from reset mode]. For example, GPIOA is mapped on AHB bus on STM32F0 series (APB2 bus on STM32F1 series). To enable its clock, you have to use the RCC_AHBPeriphClockCmd (RCC_AHBPeriph_GPIOA, ENABLE); function instead of:

RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
in the STM32F1 series.

Refer to *Table 8* for the peripheral bus mapping changes between STM32F0 and STM32F1 series.

3. Peripheral clock configuration

Some STM32F0xx peripherals support dual clock features. The table below summarizes the clock sources for those IPs in comparison with STM32F10xx peripherals.

Table 20. STM32F10x and STM32F0xx source clock API correspondence

Peripherals	Source clock in STM32F10xx device	Source clock in STM32F0xx device
ADC	APB2 clock with prescaler	HSI14: by defaultAPB2 clock/2APB2 clock/4
CEC	APB1 clock with prescaler	HSI/244: by default LSE APB clock: Clock for the digital interface (used for register read/write access). This clock is equal to the APB2 clock.
12C	APB1 clock	I2C1can be clocked with: - System clock - HSI I2C2 can be only clocked with: - HSI
SPI/I2S	System clock	System clock
USART	USART1 can be clocked with - PCLK2 (72 MHz Max) Other USARTs can be clocked with - PCLK1 (36 MHz Max)	USART1, USART2 and USART3 can be clocked with: - system clock - LSE clock - HSI clock - APB clock (PCLK) For STM32F051 devices, USART2 can be only clocked with system clock



4.3 Flash driver

The table below presents the Flash driver API correspondence between STM32F10x and STM32F0xx Libraries. You can easily update your application code by replacing STM32F10x functions by the corresponding function in the STM32F0xx Library.

Table 21. STM32F10x and STM32F0xx Flash driver API correspondence

	STM32F10x Flash driver API	STM32F0xx Flash driver API
	void FLASH_SetLatency(uint32_t FLASH_Latency);	void FLASH_SetLatency(uint32_t FLASH_Latency);
ration	void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer);	void FLASH_PrefetchBufferCmd(FunctionalState NewState);
onfigu	void FLASH_HalfCycleAccessCmd(uint32_t FLASH_HalfCycleAccess);	NA
Interface configuration	void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState);	void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState);
	void FLASH_Unlock(void);	void FLASH_Unlock(void);
	void FLASH_Lock(void);	void FLASH_Lock(void);
jing	FLASH_Status FLASH_ErasePage(uint32_t Page_Address);	FLASH_Status FLASH_ErasePage(uint32_t Page_Address);
amn	FLASH_Status FLASH_EraseAllPages(void);	FLASH_Status FLASH_EraseAllPages(void);
Progr	FLASH_STATUS FLASH_ERASEOPTIONBYTES(void);	FLASH_STATUS FLASH_OB_ERASE(void);
Memory Programming	FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data);	FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data);
	FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data);	FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data);



Table 21. STM32F10x and STM32F0xx Flash driver API correspondence (continued)

	STM32F10x Flash driver API	STM32F0xx Flash driver API
	NA	void FLASH_OB_Unlock(void);
	NA	void FLASH_OB_Lock(void);
	FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data);	FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data);
	FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages);	FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP);
	FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState);	FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP);
Option Byte Programming	FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY);	FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY);
Pro	NA	FLASH_Status FLASH_OB_Launch(void);
ו Byte	NA	FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER);
Option	NA	FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1);
	NA	FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG);
	NA	FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity);
	NA	FLASH_Status FLASH_OB_BOOT0SWConfig(uint8_t OB_BOOT0SW); (*)
	uint32_t FLASH_GetUserOptionByte(void);	uint8_t FLASH_OB_GetUser(void);
	uint32_t FLASH_GetWriteProtectionOptionByte(void);	uint16_t FLASH_OB_GetWRP(void);
	FlagStatus FLASH_GetReadOutProtectionStatus(void);	FlagStatus FLASH_OB_GetRDP(void);



Table 21. STM32F10x and STM32F0xx Flash driver API correspondence (continued)

		STM32F10x Flash driver API	STM32F0xx Flash driver API
		FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG);	FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG);
ŧ		void FLASH_ClearFlag(uint32_t FLASH_FLAG);	void FLASH_ClearFlag(uint32_t FLASH_FLAG);
mer		FLASH_Status FLASH_GetStatus(void);	FLASH_Status FLASH_GetStatus(void);
management		FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout);	FLASH_Status FLASH_WaitForLastOperation(void);
FLAG		FlagStatus FLASH_GetPrefetchBufferStatus(void);	FlagStatus FLASH_GetPrefetchBufferStatus(void);
(Color key:		
		= New function	
= Same function, but API was changed = Function not available (NA)			
		= Function not available (NA)	
Not	te:	e: (*) This function is applicable only for STM32F042 devices.	

4.4 CRC driver

The table below presents the CRC driver API correspondence between STM32F10x and STM32F0xx Libraries.

Table 22. STM32F10xx and STM32F0xx CRC driver API correspondence

	STM32F10xx CRC driver API	STM32F0xx CRC driver API
	NA	void CRC_DeInit(void);
	void CRC_ResetDR(void);	void CRC_ResetDR(void);
ion	NA	void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData);
Configuration	NA	void CRC_ReverseOutputDataCmd(FunctionalState NewState);
S	NA	void CRC_SetInitRegister(uint32_t CRC_InitValue);
	NA	void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize)(*)
	NA	void CRC_SetPolynomial(uint32_t CRC_Pol)(*)
	uint32_t CRC_CalcCRC(uint32_t CRC_Data);	uint32_t CRC_CalcCRC(uint32_t CRC_Data);
Computation	uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength);	uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength);
	uint32_t CRC_GetCRC(void);	uint32_t CRC_GetCRC(void);
	NA	void CRC_CalcCRC16bits(uint32_t CRC_Data)(*)
	NA	void CRC_CalcCRC8bits(uint32_t CRC_Data)(*)

Table 22. STM32F10xx and STM32F0xx CRC driver API correspondence (continued)

	STM32F10xx CRC driver API	STM32F0xx CRC driver API
SS	void CRC_SetIDRegister(uint8_t CRC_IDValue);	void CRC_SetIDRegister(uint8_t CRC_IDValue);
IDR acces	uint8_t CRC_GetIDRegister(void);	uint8_t CRC_GetIDRegister(void);

Note: (*) This function is only applicable for STM32F07x, STM32F04x and STM32F091 devices.

Color key:

- = New function
- = Same function, but API was changed
- = Function not available (NA)

4.5 **GPIO** configuration update

This section explains how to update the configuration of the various GPIO modes when porting the application code from STM32F1 series to STM32F0 series.

4.5.1 Output mode

The example below shows how to configure an I/O in output mode (for example to drive a LED) in STM32F1 series:

```
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_xxMHz; /* 2, 10 or 50 MHz */
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_Init(GPIOy, &GPIO_InitStructure);
```

In STM32F0 series, you have to update this code as follows:

```
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; /* Push-pull or open drain */
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; /* None, Pull-up or pull-down */
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_xxMHz; /* 10, 2 or 50MHz */
GPIO_Init(GPIOy, &GPIO_InitStructure);
```

4.5.2 Input mode

The example below shows how to configure an I/O in input mode (for example to be used as an EXTI line) in STM32F1 series:

```
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
GPIO_Init(GPIOy, &GPIO_InitStructure);
```

In STM32F0 series, you have to update this code as follows:

```
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;
```



```
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL; /* None, Pull-up or pull-down */
GPIO_Init(GPIOy, &GPIO_InitStructure);
```

4.5.3 Analog mode

The example below shows how to configure an I/O in analog mode (for example, an ADC or DAC channel) in STM32F1 series:

```
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
GPIO_Init(GPIOy, &GPIO_InitStructure);
In STM32F0 series, you have to update this code as follows:
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x ;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
GPIO_Init(GPIOy, &GPIO_InitStructure);
```

GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;

4.5.4 Alternate function mode

In STM32F1 series

- 1. The configuration to use an I/O as an alternate function depends on the peripheral mode used; for example, the USART Tx pin should be configured as an alternate function push-pull while the USART Rx pin should be configured as an input floating or an input pull-up.
- To optimize the number of peripheral I/O functions for different device packages, it is
 possible, by software, to remap some alternate functions to other pins. For example,
 the USART2_RX pin can be mapped on PA3 (default remap) or PD6 (by software
 remap).

In STM32F0 series

- 1. Whatever the peripheral mode used, the I/O must be configured as an alternate function, then the system can use the I/O in the proper way (input or output).
- 2. The I/O pins are connected to on-board peripherals/modules through a multiplexer that allows only one peripheral alternate function to be connected to an I/O pin at a time. In this way, there can be no conflict between peripherals sharing the same I/O pin. Each I/O pin has a multiplexer with sixteen alternate function inputs (AF0 to AF15) that can be configured through the GPIO PinAFConfig () function:
 - After reset, all I/Os are connected to the system alternate function 0 (AF0)
 - The peripherals' alternate functions are mapped by configuring AF1 to AF7.
- 3. In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped onto different I/O pins to optimize the number of peripheral I/O

functions for different device packages; for example, the USART2_RX pin can be mapped on PA3 or PA15 pin.

- Configuration procedure:
 - Connect the pin to the desired peripherals' Alternate Function (AF) using GPIO_PinAFConfig() function
 - Use GPIO_Init() function to configure the I/O pin:
 - Configure the desired pin in alternate function mode using GPIO_InitStructure->GPIO_Mode = GPIO_Mode_AF;
 - Select the type, pull-up/pull-down and output speed via GPIO PuPd, GPIO OType and GPIO Speed members

The example below shows how to remap USART2 Tx/Rx I/Os on PD5/PD6 pins in STM32F1 series:

```
/* Enable APB2 interface clock for GPIOD and AFIO (AFIO peripheral is used
     to configure the I/Os software remapping) */
 RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_AFIO,
ENABLE);
  /* Enable USART2 I/Os software remapping
[(USART2_Tx, USART2_Rx):(PD5, PD6)] */
 GPIO_PinRemapConfig(GPIO_Remap_USART2, ENABLE);
  /* Configure USART2_Tx as alternate function push-pull */
 GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 GPIO_Init(GPIOD, &GPIO_InitStructure);
  /* Configure USART2_Rx as input floating */
 GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  GPIO_Init(GPIOD, &GPIO_InitStructure);
In STM32F0 series, you have to update this code as follows:
  /* Enable GPIOA's AHB interface clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
  /* Select USART2 I/Os mapping on PA14/15 pins
[(USART2_TX, USART2_RX):(PA.14, PA.15)] */
  /* Connect PA14 to USART2_Tx */
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource14, GPIO_AF_2);
  /* Connect PA15 to USART2_Rx*/
 GPIO_PinAFConfig(GPIOA, GPIO_PinSource15, GPIO_AF_2);
  /* Configure USART2_Tx and USART2_Rx as alternate function */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
```



```
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
GPIO_Init(GPIOA, &GPIO_InitStructure);
```

4.6 EXTI Line0

The example below shows how to configure the PA0 pin to be used as EXTI Line0 in STM32F1 series:

```
/* Enable APB interface clock for GPIOA and AFIO */
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO,
ENABLE);

/* Configure PAO pin in input mode */
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
GPIO_Init(GPIOA, &GPIO_InitStructure);

/* Connect EXTI LineO to PAO pin */
GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSourceO);

/* Configure EXTI lineO */
EXTI_InitStructure.EXTI_Line = EXTI_LineO;
EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
EXTI_InitStructure.EXTI_LineCmd = ENABLE;
EXTI_Init(&EXTI_InitStructure);
```

In STM32F0 series, the configuration of the EXTI line source pin is performed in the SYSCFG peripheral (instead of AFIO in STM32F1 series). As a result, the source code should be updated as follows:

```
/* Enable GPIOA's AHB interface clock */
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
/* Enable SYSCFG's APB interface clock */
RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);

/* Configure PAO pin in input mode */
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
GPIO_Init(GPIOA, &GPIO_InitStructure);

/* Connect EXTI LineO to PAO pin */
SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSourceO);
```



```
/* Configure EXTI line0 */
EXTI_InitStructure.EXTI_Line = EXTI_Line0;
EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
EXTI_InitStructure.EXTI_LineCmd = ENABLE;
EXTI_Init(&EXTI_InitStructure);
```

4.7 NVIC interrupt configuration

This section describes the configuration of the NVIC interrupts (IRQ).

In STM32F1 series, the NVIC supports:

- up to 81 interrupts
- A programmable priority level of 0-15 for each interrupt (4 bits of interrupt priority are used). A higher level corresponds to a lower priority; level 0 is the highest interrupt priority.
- Grouping of priority values into group priority and sub priority fields.
- Dynamic changing of priority levels.

The Cortex-M3 exceptions are managed by CMSIS functions:

 Enable and configure the preemption priority and sub priority of the selected IRQ channels according to the Priority grouping configuration.

The example below shows how to configure the CEC interrupt in STM32F1 series:

```
/* Configure two bits for preemption priority */
   NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
/* Enable the CEC global Interrupt (with higher priority) */
   NVIC_InitStructure.NVIC_IRQChannel = CEC_IRQn;
   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
   NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
   NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
   NVIC_Init(&NVIC_InitStructure);
```

In STM32F0 series, the NVIC supports:

- Up to 32 interrupts
- 4 programmable priority levels (2 bits of interrupt priority are used).
- The priority level of an interrupt should not be changed after it is enabled.

The Cortex-M0 exceptions are managed by CMSIS functions:

• Enable and configure the priority of the selected IRQ channels. The priority ranges between 0 and 3. Lower priority values give a higher priority.

In STM32F0 series, the configuration of the CEC Interrupt source code should be updated as follows:

```
/* Enable the CEC global Interrupt (with higher priority) */
NVIC_InitStructure.NVIC_IRQChannel = CEC_IRQn;
NVIC_InitStructure.NVIC_IRQChannelPriority = 0;
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
NVIC_Init(&NVIC_InitStructure);
```



The table below presents the MISC driver API correspondence between STM32F10x and STM32F0xx Libraries.

Table 23. STM32F10x and STM32F0xx MISC driver API correspondence

STM32F10xx MISC Driver API	STM32F0xx MISC Driver API
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct);	void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct);
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState);	void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState);
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource);	void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource);
NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup);	NA
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset);	NA

4.8 ADC configuration

This section gives an example of how to port existing code from STM32F1 series to STM32F0 series.

The example below shows how to configure the ADC1 to convert continuously channel 14 in STM32F1 series:

```
/* ADCCLK = PCLK2/4 */
 RCC_ADCCLKConfig(RCC_PCLK2_Div4);
  /* Enable ADC's APB interface clock */
 RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
  /* Configure ADC1 to convert continously channel14 */
 ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 ADC_InitStructure.ADC_NbrOfChannel = 1;
 ADC_Init(ADC1, &ADC_InitStructure);
  /* ADC1 regular channel14 configuration */
 ADC_RegularChannelConfig(ADC1, ADC_Channel_14, 1,
ADC_SampleTime_55Cycles5);
  /* Enable ADC1's DMA interface */
 ADC_DMACmd(ADC1, ENABLE);
  /* Enable ADC1 */
```

```
ADC_Cmd(ADC1, ENABLE);
  /* Enable ADC1 reset calibration register */
 ADC_ResetCalibration(ADC1);
  /* Check the end of ADC1 reset calibration register */
 while(ADC_GetResetCalibrationStatus(ADC1));
  /* Start ADC1 calibration */
 ADC_StartCalibration(ADC1);
  /* Check the end of ADC1 calibration */
 while(ADC_GetCalibrationStatus(ADC1));
  /* Start ADC1 Software Conversion */
 ADC_SoftwareStartConvCmd(ADC1, ENABLE);
In STM32F0 series, you have to update this code as follows:
/* ADCCLK = PCLK/2 */
 RCC_ADCCLKConfig(RCC_ADCCLK_PCLK_Div2);
  /* Enable ADC1 clock */
 RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
  /* ADC1 configuration */
 ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 ADC_InitStructure.ADC_ExternalTrigConvEdge =
ADC_ExternalTrigConvEdge_None;
ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_TRGO;;
 ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 ADC_InitStructure.ADC_ScanDirection = ADC_ScanDirection_Backward;
 ADC_Init(ADC1, &ADC_InitStructure);
/* Convert the ADC1 Channel 1 with 55.5 Cycles as sampling time */
 ADC_ChannelConfig(ADC1, ADC_Channel_11 , ADC_SampleTime_55_5Cycles);
/* ADC Calibration */
 ADC_GetCalibrationFactor(ADC1);
/* ADC DMA request in circular mode */
 ADC_DMARequestModeConfig(ADC1, ADC_DMAMode_Circular);
/* Enable ADC_DMA */
 ADC_DMACmd(ADC1, ENABLE);
```



```
/* Enable ADC1 */
ADC_Cmd(ADC1, ENABLE);

/* Wait the ADCEN falg */
while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_ADEN));

/* ADC1 regular Software Start Conv */
ADC_StartOfConversion(ADC1);
```

4.9 DAC driver

The table below describes the difference between STM32F10x functions and the STM32F0xx Library.

Table 24. STM32F10x and STM32F0xx DAC driver API correspondence

	STM32F10x DAC driver API	STM32F0xx DAC driver API
	void DAC_DeInit(void);	void DAC_DeInit(void);
	void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct);	void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct);
	void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct);	void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct);
	void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState);	void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState);
	void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState);	void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState);
	NA	void DAC_DualSoftwareTriggerCmd(FunctionalState NewState);(**)
	NA	void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)(**)
	void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data);	void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data);
	void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data);	void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data);(**)
Configuration	void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1);	void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1);(**)
Config	uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel);	uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel);

	STM32F10x DAC driver API	STM32F0xx DAC driver API
DMA management	void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState);	void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState);
ement	void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState);(*)	void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState);
nanage	FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG);(*)	FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG);
l flags r	void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG);(*)	void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG);
Interrupts and flags management	ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT);(*)	ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT);
Interru	void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT);(*)	void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT);

Table 24. STM32F10x and STM32F0xx DAC driver API correspondence (continued)

Note:

(*) These functions exist only on STM32F10X_LD_VL, STM32F10X_MD_VL, and STM32F10X_HD_VL devices.

(**) This function is only applicable for STM32F072 and STM32F091 devices.

The main changes in the source code/procedure in STM32F051 devices versus STM32F1 are described below:

- No Dual mode for DAC channels
- No Noise generator
- No Triangle generator
- In the DAC structure definition, only two fields (external trigger, OutputBuffer) should be initialized.

The example below shows how to configure the DAC channel 1 STM32F1 series:

```
/* DAC channel1 Configuration */
   DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
   DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
   DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
   DAC_Init(DAC_Channel_1, &DAC_InitStructure);
```

Only for STM32F051devices, you have to update this code as follows:

```
/* DAC channel1 Configuration */
   DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
   DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
   /* DAC Channel1 Init */
   DAC_Init(DAC_Channel_1, &DAC_InitStructure);
```



4.10 **PWR** driver

The table below presents the PWR driver API correspondence between STM32F10x and STM32F0xx Libraries. You can easily update your application code by replacing STM32F10x functions by the corresponding function in the STM32F0xx Library.

Table 25. STM32F10x and STM32F0xx PWR driver API correspondence

	STM32F10x PWR driver API	STM32F0xx PWR driver API
tion	void PWR_DeInit(void);	void PWR_Delnit(void);
Interface configuration	void PWR_BackupAccessCmd(FunctionalState NewState);	void PWR_BackupAccessCmd(FunctionalState NewState);
	void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel);	void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel);
PVD	void PWR_PVDCmd(FunctionalState NewState);	void PWR_PVDCmd(FunctionalState NewState);
Wakeup	void PWR_WakeUpPinCmd(FunctionalState NewState);	void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState);(*)
ment	NA	void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry);
Manage	void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry);	void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry);
Power Management	void PWR_EnterSTANDBYMode(void);	void PWR_EnterSTANDBYMode(void);
ement	FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG);	FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG);
FLAG management	void PWR_ClearFlag(uint32_t PWR_FLAG);	void PWR_ClearFlag(uint32_t PWR_FLAG);

Color key:



- = New function
- = Same function, but API was changed
- = Function not available (NA)

(*) More Wake up pins are available on STM32F0 series.



4.11 Backup data registers

In STM32F1 series, the Backup data registers are managed through the BKP peripheral, while in STM32F0 series they are a part of the RTC peripheral (there is no BKP peripheral).

The example below shows how to write to/read from Backup data registers in STM32F1 series:

```
uint16_t BKPdata = 0;

...

/* Enable APB2 interface clock for PWR and BKP */
RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE);

/* Enable write access to Backup domain */
PWR_BackupAccessCmd(ENABLE);

/* Write data to Backup data register 1 */
BKP_WriteBackupRegister(BKP_DR1, 0x3210);

/* Read data from Backup data register 1 */
BKPdata = BKP_ReadBackupRegister(BKP_DR1);
```

In STM32F0 series, you have to update this code as follows:

```
uint16_t BKPdata = 0;

...
/* PWR Clock Enable */
RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);

/* Enable write access to RTC domain */
PWR_RTCAccessCmd(ENABLE);

/* Write data to Backup data register 1 */
RTC_WriteBackupRegister(RTC_BKP_DR1, 0x3220);

/* Read data from Backup data register 1 */
BKPdata = RTC_ReadBackupRegister(RTC_BKP_DR1);
```

The main changes in the source code in STM32F0 series versus STM32F1 are described below:

- 1. There is no BKP peripheral
- 2. Write to/read from Backup data registers are done through RTC driver
- Backup data registers naming changed from BKP_DRx to RTC_BKP_DRx, and numbering starts from 0 instead of 1.



4.12 CEC application code

You can easily update your CEC application code by replacing STM32F10x functions by the corresponding function in the STM32F0xx Library. The table below presents the CEC driver API correspondence between STM32F10x and STM32F0xx Libraries.

Table 26. STM32F10xx and STM32F0xx CEC driver API correspondence

	STM32F10xx CEC driver API	STM32F0xx CEC driver API	
	void CEC_DeInit(void);	void CEC_DeInit(void);	
	void CEC_Init(CEC_InitTypeDef* CEC_InitStruct);	void CEC_Init(CEC_InitTypeDef* CEC_InitStruct);	
	NA	void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct);	
tion	void CEC_Cmd(FunctionalState NewState);	void CEC_Cmd(FunctionalState NewState);	
gura	NA	void CEC_ListenModeCmd(FunctionalState NewState);	
Interface Configuration	void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress);	void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress);	
rface	NA	void CEC_OwnAddressClear(void);	
Inte	void CEC_SetPrescaler(uint16_t CEC_Prescaler);	NA	
(0	void CEC_SendDataByte(uint8_t Data);	void CEC_SendData(uint8_t Data);	
sfer	uint8_t CEC_ReceiveDataByte(void);	uint8_t CEC_ReceiveData(void);	
Tran	void CEC_StartOfMessage(void);	void CEC_StartOfMessage(void);	
DATA Transfers	void CEC_EndOfMessageCmd(FunctionalState NewState);	void CEC_EndOfMessage(void);	
ement	void CEC_ITConfig(FunctionalState NewState)	void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState);	
manag	FlagStatus CEC_GetFlagStatus(uint32_t CEC_FLAG);	FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG);	
-lag	void CEC_ClearFlag(uint32_t CEC_FLAG)	void CEC_ClearFlag(uint32_t CEC_FLAG);	
and F	ITStatus CEC_GetITStatus(uint8_t CEC_IT)	ITStatus CEC_GetITStatus(uint16_t CEC_IT);	
Interrupt and Flag management	void CEC_ClearITPendingBit(uint16_t CEC_IT)	void CEC_ClearITPendingBit(uint16_t CEC_IT);	
	Color key:		
	= New function		
	= Same function, but API was changed		
	= Function not available (NA)		



The main changes in the source code/procedure in STM32F0 series versus STM32F1 are described below:

- Dual Clock Source (Refer to RCC section for more details).
- No Prescaler feature configuration.
- It supports more than one address (multiple addressing).
- Each event flag has an associate enable control bit to generate the adequate interrupt.
- In the CEC structure definition, seven fields should be initialized.

The example below shows how to configure the CEC STM32F1 series:

```
/* Configure the CEC peripheral */
    CEC_InitStructure.CEC_BitTimingMode = CEC_BitTimingStdMode;
    CEC_InitStructure.CEC_BitPeriodMode = CEC_BitPeriodStdMode;
    CEC_Init(&CEC_InitStructure);
```

In STM32F0 series, you have to update this code as follows:

/* Configure CEC */

```
CEC_InitStructure.CEC_SignalFreeTime = CEC_SignalFreeTime_Standard;
CEC_InitStructure.CEC_RxTolerance = CEC_RxTolerance_Standard;
CEC_InitStructure.CEC_StopReception = CEC_StopReception_Off;
CEC_InitStructure.CEC_BitRisingError = CEC_BitRisingError_Off;
CEC_InitStructure.CEC_LongBitPeriodError = CEC_LongBitPeriodError_Off;
CEC_InitStructure.CEC_BRDNoGen = CEC_BRDNoGen_Off;
CEC_InitStructure.CEC_SFTOption = CEC_SFTOption_Off;
CEC_Init(&CEC_InitStructure);
```



4.13 I2C driver

STM32F0xx devices incorporate new I2C features. The table below presents the I2C driver API correspondence between STM32F10x and STM32F0xx Libraries. You can update your application code replacing STM32F10x functions by the corresponding function in the STM32F0xx Library.

Table 27. STM32F10xx and STM32F0xx I2C driver API correspondence

	STM32F10xx I2C Driver API	STM32F0xx I2C Driver API
	void I2C_DeInit(I2C_TypeDef* I2Cx);	void I2C_DeInit(I2C_TypeDef* I2Cx);
	void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct);	void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct);
	void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct);	void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct);
	void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
	void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
_	void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState);	void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState);
nitialization and Configuration	void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Config	NA	void I2C_StopModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
on and	void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
alizatic	void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address);	void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask);
la iti	void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
	NA	void I2C_SlaveByteControlCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
	NA	void I2C_SlaveAddressConfig(I2C_TypeDef* I2Cx, uint16_t Address);
	NA	void I2C_10BitAddressingModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
	void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition);	NA
	void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	NA




Table 27. STM32F10xx and STM32F0xx I2C driver API correspondence (continued)

	STM32F10xx I2C Driver API	STM32F0xx I2C Driver API	
	NA	void I2C_AutoEndCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	
	NA	void I2C_ReloadCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	
	NA	void I2C_NumberOfBytesConfig(I2C_TypeDef* I2Cx, uint8_t Number_Bytes);	
	NA	void I2C_MasterRequestConfig(I2C_TypeDef* I2Cx, uint16_t I2C_Direction);	
- Bu	void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState);	
Communications handling	void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState);	
cations	NA	void I2C_10BitAddressHeaderCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	
mmuni	void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState);	
ပိ	NA	uint8_t I2C_GetAddressMatched(I2C_TypeDef* I2Cx);	
	NA	uint16_t I2C_GetTransferDirection(I2C_TypeDef* I2Cx);	
	NA	void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode);	
	ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)	NA	
	void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)	NA	



Table 27. STM32F10xx and STM32F0xx I2C driver API correspondence (continued)

	STM32F10xx I2C Driver API	STM32F0xx I2C Driver API	
	void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert);	void I2C_SMBusAlertCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	
	NA	void I2C_ClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	
ŧ	NA	void I2C_ExtendedClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	
agemei	NA	void I2C_IdleClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	
SMBUS management	NA	void I2C_TimeoutAConfig(I2C_TypeDef* I2Cx, uint16_t Timeout);	
SMBL	NA	void I2C_TimeoutBConfig(I2C_TypeDef* I2Cx, uint16_t Timeout);	
	void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState);	
	NA	void I2C_PECRequestCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	
	uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx);	uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx);	
sfers	uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register);	uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register);	
Data transfers	void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data);	void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data);	
Da	uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx);	uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx);	
DMA management	void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState);	
	void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);	NA	




Table 27. STM32F10xx and STM32F0xx I2C driver API correspondence (continued)

	STM32F10xx I2C Driver API	STM32F0xx I2C Driver API	
ment	FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);	FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);	
nanage	void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);	void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);	
and flags management	ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT);	ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT);	
Interrupts and	void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT);	void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT);	
Co	Color key:		
	= New function		
	= Same function, but API was changed		
	= Function not available (NA)		

Though some API functions are identical in STM32F1 and STM32F0, in most cases the application code needs to be rewritten when moving from STM32F1 to STM32F0. However, STMicroelectronics provides an "I2C Communication peripheral application library (CPAL)", which allows to move seamlessly from STM32F1 to STM32F0: user needs to modify only few settings without any changes on the application code. For more details about STM32F1 I2C CPAL, please refer to UM1029. For STM32F0, the I2C CPAL is provided within the Standard Peripherals Library package."



4.14 SPI driver

The STM32F0xx SPI includes some new features as compared with STM32F10xx SPI. *Table 28* presents the SPI driver API correspondence between STM32F10x and STM32F0xx Libraries.

Table 28. STM32F10xx and STM32F0xx SPI driver API correspondence

	STM32F10xx SPI driver API	STM32F0xx SPI driver API	
	void SPI_I2S_DeInit(SPI_TypeDef* SPIx);	void SPI_I2S_DeInit(SPI_TypeDef* SPIx);	
	void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct);	void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct);	
	void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct);	void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct);	
	void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct);	void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct);	
	void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct);	void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct);	
ıtion	NA	void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);	
Initialization and Configuration	NA	void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);	
and Cc	void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);	void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);	
ization	void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);	void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);	
Initial	void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize);	void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize);	
	NA	void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold);	
	NA	void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction);	
	void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft);	void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft);	
	void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState);	void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState);	
Data Transfers	void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data);	void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data); void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data);	
	uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx);	uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx); uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx);	



Table 28. STM32F10xx and STM32F0xx SPI driver API correspondence (continued)

	STM32F10xx SPI driver API	STM32F0xx SPI driver API	
Calculation functions	NA	void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength);	
	void SPI_TransmitCRC(SPI_TypeDef* SPIx);	void SPI_TransmitCRC(SPI_TypeDef* SPIx);	
culation	void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState);	void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState);	
3C Calc	uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC);	uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC);	
Hardware CRC	uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx);	uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx);	
DMA transfers	void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);	void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);	
DMA tr	NA	void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer);	
	void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);	void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);	
agement	NA	uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx);	
s man	NA	uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx);	
nd flag	FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);	FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);(*)	
Interrupts and flags management	void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);	void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);(*)	
	ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);	ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);(*)	
С	Color key:		
	= New function		
	= Same function, but API was changed		
	= Function not available (NA)		



(*) One more flag in STM32F0xx (TI frame format error) can generate an event in comparison with STM32F10xx driver API.

4.15 USART driver

The STM32F0xx USART includes enhancements in comparison with STM32F10xx USART. *Table 29* presents the USART driver API correspondence between STM32F10x and STM32F0xx Libraries.



Table 29. STM32F10x and STM32F0xx USART driver API correspondence

	STM32F10xx USART driver API	STM32F0xx USART driver API	
	void USART_DeInit(USART_TypeDef* USARTx);	void USART_DeInit(USART_TypeDef* USARTx);	
	void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct);	void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct);	
	void USART_StructInit(USART_InitTypeDef* USART_InitStruct);	void USART_StructInit(USART_InitTypeDef* USART_InitStruct);	
	void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct);	void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct);	
	void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct);	void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct);	
	void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState);	void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState);	
ration	NA	void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState);	
Configu	void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler);	void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler);	
nitialization and Configuration	void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState);	void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState);	
Initializa	void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState);	void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState);	
	NA	void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState);	
	NA	void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState);	
	NA	void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState);	
	NA	void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState);	
	NA	void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState);	
	NA	void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut);	



Table 29. STM32F10x and STM32F0xx USART driver API correspondence (continued)

	STM32F10xx USART driver API	STM32F0xx USART driver API
əpc	NA	void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState);
STOP Mode	NA	void USART_StopModeWakeUpSourceConfig(USART_ TypeDef* USARTx, uint32_t USART_WakeUpSource);
AutoBaudRate	NA	void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState);
AutoBa	NA	void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate);
nsfers	void USART_SendData(USART_TypeDef* USARTx, uint16_t Data);	void USART_SendData(USART_TypeDef* USARTx, uint16_t Data);
Data transfers	uint16_t USART_ReceiveData(USART_TypeDef* USARTx);	uint16_t USART_ReceiveData(USART_TypeDef* USARTx);
	void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address);	void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address);
Multi-Processor Communication	NA	void USART_MuteModeWakeUpConfig(USART_TypeD ef* USARTx, uint32_t USART_WakeUp);
Multi-Processor Communication	NA	void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState);
20	NA	void USART_AddressDetectionConfig(USART_TypeDe f* USARTx, uint32_t USART_AddressLength);
LIN mode	void USART_LINBreakDetectLengthConfig(USART_Type Def* USARTx, uint32_t USART_LINBreakDetectLength);	void USART_LINBreakDetectLengthConfig(USART_Ty peDef* USARTx, uint32_t USART_LINBreakDetectLength);
	void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState);	void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState);
Half-duplex mode	void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState);	void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState);




Table 29. STM32F10x and STM32F0xx USART driver API correspondence (continued)

	STM32F10xx USART driver API	STM32F0xx USART driver API	
поде	void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState);	void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState);	
	void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState);	void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState);	
Smart Card mode	void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime);	void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime);	
Smar	NA	void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount);	
	NA	void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength);	
rDA mode	void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode);	void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode);	
IrDA	void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState);	void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState);	
ode	NA	void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState);	
	NA	void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity);	
RS485 mode	NA	void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime);	
	NA	void USART_SetDEDeassertionTime(USART_TypeDef * USARTx, uint32_t USART_DEDeassertionTime);	
DMA transfers	void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState);	void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState);	
	void USART_DMAReceptionErrorConfig(USART_TypeDe f* USARTx, uint32_t USART_DMAOnError);	void USART_DMAReceptionErrorConfig(USART_Type Def* USARTx, uint32_t USART_DMAOnError);	



Table 29. STM32F10x and STM32F0xx USART driver API correspondence (continued)

	STM32F10xx USART driver API	STM32F0xx USART driver API	
nent	void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState);	void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState);	
	NA	void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState);	
Interrupts and flags management	NA	void USART_OverrunDetectionConfig(USART_TypeDe f* USARTx, uint32_t USART_OVRDetection);	
and flags	FlagStatusUSART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG);	FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG);	
terrupts	void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG);	void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG);	
드	ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT);	ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT);	
	void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT);	void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT);	
Color key:			
= New function			
	= Same function, but API was changed		
= Function not available (NA)			



4.16 IWDG driver

Existing IWDG available on STM32F10xx and STM32F0xx devices have the same specifications, with window capability additional feature in STM32F0 series which detect over frequency on external oscillators. The table below lists the IWDG driver APIs.

Table 30. STM32F10xx and STM32Fxx IWDG driver API correspondence

	STM32F10xx IWDG driver API	STM32F0xx IWDG driver API	
Prescaler and Counter configuration	void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess);	void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess);	
	void IWDG_SetPrescaler(uint8_t IWDG_Prescaler);	void IWDG_SetPrescaler(uint8_t IWDG_Prescaler);	
er ar	void IWDG_SetReload(uint16_t Reload);	void IWDG_SetReload(uint16_t Reload);	
scale	void IWDG_ReloadCounter(void);	void IWDG_ReloadCounter(void);	
Pre	NA	void IWDG_SetWindowValue(uint16_t WindowValue);	
IWDG activation	void IWDG_Enable(void); void IWDG_Enable(void);		
Flag management	FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG); FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG);		
Co	Color key:		
	= New function		
	= Same function, but API was changed		
= Function not available (NA)			



Revision history AN4088

5 Revision history

Table 31. Document revision history

Date	Revision	Changes	
10-Jul-2012	1	Initial release	
24-Jan-2013	2	Modified Table 2: STM32F1 series and STM32F03x/STM32F05x device pinout differences. Added note under Table 9. Modified Read protection for STM32F0 series in Table 17. Modified Supply requirement for STM32F0 series in Table 18. Modified Table 19: PWR differences between STM32F1 series and STM32F0 series (added column for STM32F06x series).	
06-Feb-2015	3	Extended the applicability of the document o all products of STM32F0 series. The following sections were updated: - Introduction, - Section 1: Hardware migration from STM32F1 to STM32F0 series, - Section 2: Boot mode compatibility, - Section 3: Peripheral migration, - Section 4: Firmware migration using the library.	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

