VE370 Project 2 Report

Team Member: Pan Qiying 517370910039 Richard Murray 516370990002 Sun Yiwen 517370910213

1. Objective

- To model both single cycle and pipeline implementation of MIPS computer in Verilog that supports a subset of MIPS instruction set including lw, sw, add, addi, sub, and, andi, or, slt, beq, bne, and j.
- To implement forwarding in the pipelined structure to handle data and control hazards including the data hazards involving branch instructions.
- To demonstrate the pipeline processor on the FPGA board.

2. Top Level Diagram

2.1 Top Level Diagram for single cycle implementation

The top level diagram for single cycle implementation is shown in Figure 1.




Figure 1: Top Level Design for single cycle processor

We also generate the RTL design for the single cycle processsor with Vivado.




Figure 2: RTL design for single cycle processor

2.2 Top Level Diagram for pipeline implementation

The top level diagram for pipeline processor omits some components to support bne and j instruction and some blocks to cope with control and data hazards. We utilize "assume branch not taken" method to resolve control hazards.




Figure 3: Top level design for pipeline processor We also generate the RTL design for the pipeline processor with Vivado.




Figure 4: RTL design for the pipeline processor

3. Components Design

3.1 PC register

The PC takes an address and a control signal as the input, if PCWrite is true then the output address will be set as the address of the PC. Otherwise the output address will be set to zero and the output address is also initialized to be zero.

```
module PC(PCWrite, pc_prev, pc, clk);
  input PCWrite, clk;
  input [31:0] pc_prev;
  output reg [31:0] pc;
  initial
```

```
pc=32'b0;
always @(posedge clk) begin
    if (PCWrite)
        pc = pc_prev;
end
endmodule
```

3.2 Instruction memory

The instruction memory takes the PC address as an input and outputs the code of the next instruction. We are given a list of instructions here which have been placed in an array in a 32-bit register.

```
module InstructionMem(pc, instr);
   input [31:0] pc;
   output [31:0] instr;
   reg [31:0] memory [30:0];
   reg[31:0] instr;
   initial begin
  memory[0] = 32'b00100000000100000000000100000; //addi
$t0, $zero, 0x20
   memory[1] = 32'b001000000001001000000000110111;
//addi $t1, $zero, 0x37
   memory[2] = 32'b000000010001001100000000100100; //and
$s0, $t0, $t1
   memory[3] = 32'b0000000100011000000000100111; //or
$s0, $t0, $t1
   $s0, 4($zero)
   memory[5] = 32'b1010110000001000000000000001000; //sw
$t0, 8($zero)
   memory[6] = 32'b0000000100010011000100000100000; //add
$s1, $t0, $t1
   memory[7] = 32'b000000010001100100100000100010; //sub
$s2, $t0, $t1
   memory[8] = 32'b0001001000110010000000000001001; //beq
$s1, $s2, error0
   memory[9] = 32'b10001100000100010000000000000100; //lw
$s1, 4($zero)
   memory[10] = 32'b0011001000110010000000001001000;
//andi $s2, $s1, 0x48
   memory[11] =32'b00010010001100100000000000001001;
//beq $s1, $s2, error1
```

```
memory[12] =32'b1000110000010011000000000000000; //lw
$s3, 8($zero)
   memory[13] =32'b00010010000100110000000000001010;
//beq $s0, $s3, error2
   memory[14] =32'b0000001001010101010000000101010;
//slt $s4, $s2, $s1 (Last)
   memory[15] =32'b000100101000000000000000001111;
//beq $s4, $0, EXIT
   memory[16] =32'b000000100010000100100000100000;
//add $s2, $s1, $0
   memory[17] =32'b0000100000000000000000000001110; //j
Last
   //addi $t0, $0, 0(error0)
   memory[19] =32'b001000000001001000000000000000000;
//addi $t1, $0, 0
   memory[20] =32'b000010000000000000000000011111; //j
EXIT
   memory[21] =32'b001000000001000000000000000001;
//addi $t0, $0, 1(error1)
   memory[22] =32'b001000000001001000000000000001;
//addi $t1, $0, 1
   memorv[23] =32'b000010000000000000000000011111; //j
EXIT
   //addi $t0, $0, 2(error2)
   //addi $t1, $0, 2
   memory[26] =32'b000010000000000000000000011111; //j
EXIT
   memory[27] =32'b001000000001000000000000000011;
//addi $t0, $0, 3(error3)
   memory[28] =32'b001000000001001000000000000011;
//addi $t1, $0, 3
   memory[29] =32'b00001000000000000000000011111; //j
EXIT
   end
   always @(pc) begin
        if (pc>>2>29) begin
           $display("=======");
           $stop;
        end
        instr=memory[pc>>2];
```

end endmodule

3.3 IF/ID pipeline register

The IF/ID pipeline register loads the new PC and instruction from IF stage to ID stage. A write signal controls whether to load the new inputs and a flush signal clears all the outputs to zero when flush is true.

```
module IFID(write, flush, PC, instruction, PC out,
instruction out,clk);
  input write, flush, clk;
  input [31:0] PC, instruction;
  output [31:0] PC out, instruction out;
  reg [31:0] PC out, instruction out;
  initial
 begin
    PC out=32'b0;
    instruction out=32'b0;
  end
  always @(posedge clk) begin
    if ({flush, write}==2'b11)
       instruction out=32'b0;
    else if ({flush,write}==2'b01)
       instruction out=instruction;
    if (write==1)
       PC out=PC;
  end
endmodule
```

3.4 Register

The register holds 32 32-bit numbers with assigned 5-bit address. It always reads data out while it writes data only when the regWrite signal is true.

```
module
register(read1, read2, write, w_data, data1, data2, regWrite, cl
k, registersel, FPGAout);
input [4:0] read1, read2, write, registersel;
input [31:0] w_data;
input regWrite, clk;
output [31:0] data1, data2, FPGAout;
reg[31:0] data1, data2;
reg[31:0] register[31:0], FPGAout;
initial
```

```
begin
       register[0]=32'b0;
       register[1]=32'b0;
       register[2]=32'b0;
       register[3]=32'b0;
       register[4]=32'b0;
       register[5]=32'b0;
       register[6]=32'b0;
       register[7]=32'b0;
       register[8]=32'b0;
       register[9]=32'b0;
       register[10]=32'b0;
       register[11]=32'b0;
       register[12]=32'b0;
       register[13]=32'b0;
       register[14]=32'b0;
       register[15]=32'b0;
       register[16] = 32 'b0;
       register[17]=32'b0;
       register[18]=32'b0;
       register[19]=32'b0;
       register[20]=32'b0;
       register[21]=32'b0;
       register[22]=32'b0;
       register[23]=32'b0;
       register[24]=32'b0;
       register[25]=32'b0;
       register[26]=32'b0;
       register[27]=32'b0;
       register[28]=32'b0;
       register[29]=32'b0;
       register[30]=32'b0;
       register[31]=32'b0;
end
always @(read1, read2, write, w data, regWrite)
begin
  data1=register[read1];
  data2=register[read2];
end
always@(*) begin
FPGAout=register[registersel];
end
```

```
always@(negedge clk)
begin
  if (regWrite==1)
  register[write]=w data;
end
always @(posedge clk)
begin
  $display("[$s0]=%h,[$s1]=%h,[$s2]=%h",register[16],regi
ster[17], register[18]);
  $display("[$s3]=%h,[$s4]=%h,[$s5]=%h",register[19],regi
ster[20], register[21]);
  $display("[$s6]=%h,[$s7]=%h,[$t0]=%h",register[22],regi
ster[23],register[8]);
  $display("[$t1]=%h,[$t2]=%h,[$t3]=%h",register[9],regis
ter[10], register[11]);
  $display("[$t4]=%h,[$t5]=%h,[$t6]=%h",register[12],regi
ster[13], register[14]);
  $display("[$t7]=%h,[$t8]=%h,[$t9]=%h",register[15],regi
ster[24], register[25]);
end
endmodule
```

3.5 Sign extension component

The sign extension component extends a 16-bit number to a 32-bit number based on its sign.

module signextension(imme,imme out);

```
module signextension(imme,imme_out);
input [15:0] imme;
output [31:0] imme_out;

reg [31:0] imme_out;
always @(imme)
  imme_out={{16{imme[15]}},imme[15:0]};
endmodule
```

3.6 Control component

The control component takes the opcode (the first 6 bits of a instruction code) as the input and outputs all the needed control signals for the given instruction.

```
module control(opcode, wb, m, ex, jump, beq, bne, funct);
input [5:0] opcode, funct;
```

```
output jump, beq, bne;
output [1:0] wb,m;
output [3:0] ex;
reg jump, beq, bne;
reg [1:0] wb,m;
req [3:0] ex;
initial begin
wb=2'b00;m=2'b00;ex=4'b0100;jump=0;beq=0;bne=0;
end
always @(opcode, funct)begin
   case (opcode)
      6'b100011:begin
wb=2'b11; m=2'b10; ex=4'b0001; jump=0; beg=0; bne=0; end
      6'b101011:begin
wb=2'b00; m=2'b01; ex=4'b0001; jump=0; beq=0; bne=0; end
      6'b001000:begin
wb=2'b10;m=2'b00;ex=4'b0001;jump=0;beq=0;bne=0; end
      6'b001100:begin
wb=2'b10;m=2'b00;ex=4'b0111;jump=0;beq=0;bne=0; end
      6'b000100:begin
wb=2'b00;m=2'b00;ex=4'b0010;jump=0;beq=1;bne=0; end
      6'b000101:begin
wb=2'b00;m=2'b00;ex=4'b0010;jump=0;beq=0;bne=1; end
      6'b000010:begin
wb=2'b00;m=2'b00;ex=4'b0000;jump=1;beq=0;bne=0; end
      6'b000000:begin
wb=2'b10; m=2'b00; ex=4'b1100; jump=0; beg=0; bne=0; end
      default: begin
wb=2'b00;m=2'b00;ex=4'b0100;jump=0;beq=0;bne=0;end
   endcase
   if ({opcode, funct}==12'b0)
      begin
wb=2'b00; m=2'b00; ex=4'b0100; jump=0; beq=0; bne=0; end
end
endmodule
```

3.7 ID/EX pipeline register

```
module ID_EX_register(EX_out,MEM_out,WB_out,regdata1_out,
regdata2_out,imm_out,rs_out,rt1_out,rd_out,EX_in,MEM_in,W
B_in,regdata1_in,rt2_out,regdata2_in,imm_in,rs_in,rt1_in,
rd in,rt2 in,clk,bubble);
```

```
input [1:0] WB in, MEM in;
input [3:0]EX in;
input clk, bubble;
input [31:0] regdata1 in, regdata2 in, imm in;
input [4:0]rs in,rt1 in,rd in,rt2 in;
output [1:0] WB out, MEM out;
output [3:0] EX out;
output [31:0]regdata1 out, regdata2 out, imm out;
output [4:0]rs_out,rt1 out,rd out,rt2 out;
reg [1:0]WB out,MEM out;
reg [3:0]EX out;
reg [31:0] regdata1 out, regdata2 out, imm out;
reg [4:0]rs out,rt1 out,rd out,rt2 out;
reg [133:0]ID EX;
initial begin
   WB out=2'b0;
   MEM out=2'b0;
   EX out=4'b0;
   regdata1 out=32'b0;
   regdata2 out=32'b0;
   imm out=32'b0;
   rs out=5'b0;
   rt1 out=5'b0;
   rd out=5'b0;
   rt2 out=5'b0;
   ID EX=134'b0;
end
always @(posedge clk)begin
    if (!bubble) begin
        ID EX[133:132]=WB in;
        ID EX[130:127] = EX in;
        ID EX[126:125] = MEM in;
    end else begin
        ID EX[133:132]=2'b0;
        ID EX[130:127]=4'b0;
        ID EX[126:125]=2'b0;
    end
        ID EX[122:118]=rt2 in;
        ID EX[110:79] = regdata1 in;
        ID EX[78:47] = regdata2 in;
        ID EX[46:15] = imm in;
        ID EX[14:10]=rs in;
```

```
ID EX[9:5]=rt1 in;
            ID EX[4:0]=rd in;
        WB out=ID EX[133:132];
        EX out=ID EX[130:127];
        MEM out=ID EX[126:125];
        rt2_out=ID_EX[122:118];
        regdata1_out=ID EX[110:79];
        regdata2 out=ID EX[78:47];
        imm out=ID EX[46:15];
        rs out=ID EX[14:10];
        rt1 out=ID EX[9:5];
        rd out=ID EX[4:0];
    end
endmodule
3.8 ALU
module ALU(Result, A, B, ALUControl);
    parameter n=32;
    input [n-1:0]A;
    input [n-1:0]B;
    input [3:0]ALUControl;
    output [n-1:0]Result;
    reg [n-1:0]Result;
    initial begin
       Result=32'b0;
    end
    always @(A,B,ALUControl) begin
        case(ALUControl)
            4'b0010: Result=A+B;
            4'b0110: Result=A+(\simB)+32'b1;
            4'b0000: Result=A&B;
            4'b0001: Result=A|B;
            4'b0111: Result=(A+(~B)+32'b1) >> 31;
            default Result=32'b0;
        endcase
    end
endmodule
```

3.9 EX/MEM pipeline register

The EX/MEM pipeline registers takes all the outputs and control signals from the EX

```
stage as inputs and outputs them into the MEM stage.
```

```
module EX MEM (MemReadEX, MemtoRegEX, MemWriteEX, RegWriteEX,
ALUResultEX, MuxForwardEX, RegDstEX, MemReadMEM,
MemtoRegMEM, MemWriteMEM, RegWriteMEM, ALUResultMEM,
MuxForwardMEM, RegDstMEM, clk);
    input MemReadEX, MemtoRegEX, MemWriteEX,
RegWriteEX, clk;
    input [31:0] ALUResultEX, MuxForwardEX;
    input [4:0] RegDstEX;
    output reg MemReadMEM, MemtoRegMEM, MemWriteMEM,
RegWriteMEM;
    output reg [31:0] ALUResultMEM, MuxForwardMEM;
    output reg [4:0]RegDstMEM;
    initial begin
        MemReadMEM<=1'b0;</pre>
        MemtoReqMEM<=1'b0;</pre>
        MemWriteMEM<=1'b0;</pre>
        ReqWriteMEM<=1'b0;</pre>
    end
    always @(posedge clk) begin
        MemReadMEM<=MemReadEX;</pre>
        MemtoReqMEM<=MemtoReqEX;</pre>
        MemWriteMEM<=MemWriteEX;
        ReqWriteMEM<=ReqWriteEX;</pre>
        ALUResultMEM<=ALUResultEX;
        MuxForwardMEM<=MuxForwardEX;
        RegDstMEM<=RegDstEX;</pre>
    end
endmodule
```

3.10 Data memory

The data memory takes the output from the EX/MEM pipeline registers as inputs. An array of size 32 is initialized to zero and stored in a 32-bit register. When MemWrite is true, the data will be written into the next memory block. When MemRead is true, it will output the next data memory.

```
module DataMem(MemWrite, MemRead, WriteData, ALU_address,
ReadData, clk);
  input MemWrite, MemRead, clk;
  input [31:0] WriteData, ALU_address;
  output [31:0] ReadData;
  reg [31:0] DataMemory [31:0];
  wire [31:0] i;
```

```
assign i = ALU address >> 2;
    initial begin
       DataMemory[0]=32'b0;
       DataMemory[1]=32'b0;
       DataMemory[2]=32'b0;
       DataMemory[3]=32'b0;
       DataMemory[4]=32'b0;
       DataMemory[5]=32'b0;
       DataMemory[6]=32'b0;
       DataMemory[7]=32'b0;
       DataMemory[8]=32'b0;
       DataMemory[9]=32'b0;
       DataMemory[10] = 32 'b0;
       DataMemory[11] = 32 'b0;
       DataMemory[12] = 32 'b0;
       DataMemory[13] = 32 'b0;
       DataMemory[14] = 32 'b0;
       DataMemory[15] = 32 'b0;
       DataMemory[16] = 32 'b0;
       DataMemory[17] = 32 'b0;
       DataMemory[18] = 32 'b0;
       DataMemory[19] = 32 'b0;
       DataMemory[20] = 32 'b0;
       DataMemory[21] = 32 'b0;
       DataMemory[22] = 32 'b0;
       DataMemory[23] = 32 'b0;
       DataMemory[24] = 32 'b0;
       DataMemory[25] = 32 'b0;
       DataMemory[26] = 32 'b0;
       DataMemory[27] = 32 'b0;
       DataMemory [28] = 32 'b0;
       DataMemory[29] = 32 'b0;
       DataMemory[30] = 32 'b0;
       DataMemory[31] = 32 'b0;
    end
    always@(posedge clk) begin
        if (MemWrite==1'b1) DataMemory[i] = WriteData;
        else DataMemory[i] = DataMemory[i];
    end
    assign ReadData = (MemRead==1'b1)? DataMemory[i]:32'b0;
endmodule
```

3.11 MEM/WB pipeline register

The MEM/WB pipeline register takes all the outputs and control signals from the MEM stage as inputs and outputs them into the WB stage.

```
module MEM WB (MemtoRegMEM, RegWriteMEM, ReadDataMEM,
ALUResultMEM, RegDstMEM,
MemtoRegWB, RegWriteWB, ReadDataWB, ALUResultWB,
RegDstWB, MemReadMem, MemReadWB, clk);
    input MemtoRegMEM, RegWriteMEM, MemReadMem, clk;
    input [31:0] ReadDataMEM, ALUResultMEM;
    input [4:0] RegDstMEM;
    output reg MemtoRegWB, RegWriteWB, MemReadWB;
    output reg [31:0] ReadDataWB, ALUResultWB;
    output reg [4:0] RegDstWB;
    initial begin
    MemtoReqWB<=1'b0;</pre>
    RegWriteWB<=1'b0;
    end
    always @(posedge clk) begin
        MemtoReqWB<=MemtoReqMEM;</pre>
        ReqWriteWB<=ReqWriteMEM;</pre>
        ReadDataWB<=ReadDataMEM;
        ALUResultWB<=ALUResultMEM;
        ReqDstWB<=ReqDstMEM;</pre>
        MemReadWB<=MemReadMem;</pre>
    end
endmodule
```

4. Data Hazard Handling

4.1 Forwarding unit

The forwarding unit resolve the data hazards involving R-type instructions. For example, if the previous instruction is add \$1, \$1, \$0 and the current is add \$2, \$1, \$0, it is a typical type of data hazard which forwarding unit deals with. A forwarding unit detects the related hazards and links the ALU output of the previous instruction directly with the ALU input of the current instruction to eliminate the hazard by sending signals to the muxes which choose the ALU inputs.

```
forward(memwb_write,memwb_rd,idex_rs,idex_rt,exmem_write,
exmem_rd,fa,fb,memwb_memread);
input memwb_write,exmem_write,memwb_memread;
input [4:0] memwb_rd,idex_rs,idex_rt,exmem_rd;
output [1:0] fa,fb;
reg [1:0] fa,fb;
```

```
initial begin
 fa=2'b00;
 fb=2'b00;
end
always @ (memwb write, memwb rd, idex rs, idex rt, exmem write,
exmem rd, memwb memread) begin
   fa=2'b00;
   fb=2'b00;
   if (exmem rd!=5'b0)
     if ({exmem write,exmem rd}=={1'b1,idex rs})
       fa=2'b10;
   if (fa!=2'b10)
     if (memwb rd!=5'b0)
       if ({memwb write, memwb rd} == {1 'b1, idex rs})
        if (memwb memread==0)
         fa=2'b01;
        else
         fa=2'b11;
   if (exmem rd!=5'b0)
       if ({exmem write,exmem rd}=={1'b1,idex rt})
          fb=2'b10;
   if (fb!=2'b10)
      if (memwb rd!=5'b0)
        if ({memwb write, memwb rd}=={1'b1, idex rt})
         if (memwb memread==0)
           fb=2'b01;
         else
           fb=2'b11;
end
endmodule
```

To deal with the data hazards in the branch instructions, a new forwarding unit is introduced before the comparator of the register read data.

module

```
forward_compare(memwb_write,memwb_rd,id_rt,id_rs,exmem_wr
ite,exmem_rd,fa,fb,memwb_memread,beq,bne);
input memwb_write,exmem_write,memwb_memread,beq,bne;
input [4:0] memwb_rd,id_rt,id_rs,exmem_rd;
output [1:0] fa,fb;
reg [1:0] fa,fb;
```

```
reg branch;
initial begin
  fa=2'b00;
  fb=2'b00;
end
always
@(memwb write,exmem write,memwb rd,id rt,id rs,exmem rd,
memwb memread, beq, bne)
begin
  fa=2'b00;
  fb=2'b00;
 branch=beg||bne;
  if (exmem rd!=5'b0)
     if ({exmem write, exmem rd, branch} == {1'b1, id rs, 1'b1})
        fa=2'b10;
  if (fa!=2'b10)
     if (memwb rd!=5'b0)
({memwb write, memwb rd, branch} == {1'b1, id_rs, 1'b1})
          if (memwb memread!=1)
             fa=2'b01;
          else
             fa=2'b11;
   if (exmem rd!=5'b0)
({exmem write, exmem rd, branch} == {1'b1, id rt, 1'b1})
                     fb=2'b10;
   if (fb!=2'b10)
       if (memwb rd!=5'b0)
            if
({memwb write, memwb rd, branch} == {1'b1, id rt, 1'b1})
              if (memwb memread!=1)
                  fb=2'b01;
              else
                  fb=2'b11;
end
endmodule
```

4.2 Hazard detection unit

This hazard detection unit is useful when a stall is needed.
module
hazard(ifidwrite, stall, memread, idexrt, ifidrt, ifidrd,

```
pcwrite, bne, beq, idexrd, ifidrs, idexregwrite, settle, stall f
inish, exmemrt, exmemread, exmemregwrite);
input memread, bne, beq, idexregwrite, stall finish, exmemread,
exmemregwrite;
input [4:0] idexrt, ifidrt, ifidrd, idexrd, ifidrs, exmemrt;
output ifidwrite, stall, pcwrite, settle;
reg ifidwrite, stall, pcwrite, stall2, settle;
initial
begin
  ifidwrite=1;
  stall=0;
  pcwrite=1;
  stal12=0;
  settle=0;
end
always
@ (memread, idexrt, ifidrt, ifidrd, bne, beg, idexrd, idexregwrit
e,
ifidrs, stall finish, exmemrt, exmemread, exmemregwrite)
begin
     stall=0;
     stal12=0;
  stall=stall || (memread &&(idexrt!=5'b0)
&&((idexrt==ifidrt)||(idexrt==ifidrs))&&idexregwrite);
  stall=stall || (exmemread && (exmemrt!=5'b0) &&
((exmemrt==ifidrt)||(exmemrt==ifidrs))&&(bne||beq)&&exmem
regwrite);
  stall=stall ||
((idexrd!=5'b0) && ((idexrd==ifidrs) | | (idexrd==ifidrt)) && (b
eq||bne)&&idexregwrite);
  ifidwrite=!stall;
  pcwrite=!stall;
end
endmodule
```

5. Control Hazard Handling

5.1 Flush unit

Flush is a way to clear the previous instructions which shouldn't be processed. When a branch or a jump instruction is executed, a flush is needed. Since we use "assume branch not taken" method, we only need to flush the instruction executed in IF stage. Notice that if a bubble is to take place, the processor won't flush anymore.

```
module
if flush (jump, beq, bne, equal, flush, branch, bubble, stall fin
ish, settle);
input jump, beq, bne, equal, bubble, settle;
output flush, branch, stall finish;
reg flush, branch, stall finish;
initial
   begin
      flush=0;
      branch=0;
      stall finish=0;
   end
always @(jump, beq, bne, equal, bubble, settle)
begin
  case ({jump,beq,bne,equal,bubble})
    5'b10000:begin flush=1;branch=0;end
    5'b10010:begin flush=1;branch=0;end
    5'b01010:begin flush=1;branch=1;end
    5'b00100:begin flush=1;branch=1;end
    default:begin flush=0;branch=0;end
  endcase
end
endmodule
```

6. SSD and Top Module Design

6.1 SSD

The SSD outputs the number and letter (value of the selected register) onto the SSD of the FPGA board. The register is selected through a 5-bit input and the output between PC or register is selected through a 1-bit input.

```
module Demo(clk,clk2, pc_switch,an, ca, register_sw);
input clk,clk2, pc switch;
```

```
output [3:0] an;
output reg [6:0] ca;
wire clk1kHz;
reg [4:0] an1, an2, an3, an4;
reg [6:0] ca1, ca2, ca3, ca4;
reg [31:0] tempreg [0:31];
wire [31:0] PC, REG;
input [4:0] register sw;
top pipeline(clk2, PC, register sw, REG);
clkdiv 1Hz clkdiv1k(clk,clk1kHz);
RingCounter count(an, clk1kHz);
always@(*) begin
 if (pc switch==1'b1) begin
  an1<=PC[3:0];
  an2<=PC[7:4];
  an3<=PC[11:8];
  an4<=PC[15:12];
 end
 else begin
  an1<=REG[3:0];
  an2<=REG[7:4];
  an3<=REG[11:8];
  an4\leq=REG[15:12];
 end
end
always@(an1) begin
 case (an1)
 4'b0000: ca1=7'b1000000;
 4'b0001: ca1=7'b1111001;
 4'b0010: ca1=7'b0100100;
 4'b0011: ca1=7'b0110000;
 4'b0100: ca1=7'b0011001;
 4'b0101: ca1=7'b0010010;
 4'b0110: ca1=7'b0000010;
 4'b0111: ca1=7'b1111000;
 4'b1000: ca1=7'b0000000;
 4'b1001: ca1=7'b0010000;
 4'b1010: ca1=7'b0001000;
 4'b1011: ca1=7'b0000011;
```

```
4'b1100: ca1=7'b1000110;
 4'b1101: ca1=7'b0100001;
 4'b1110: ca1=7'b0000100;
 4'b1111: ca1=7'b0001110;
 default ca1=7'b0000000;
 endcase
end
always@(an2) begin
  case (an2)
  4'b0000: ca2=7'b1000000;
  4'b0001: ca2=7'b1111001;
  4'b0010: ca2=7'b0100100;
  4'b0011: ca2=7'b0110000;
  4'b0100: ca2=7'b0011001;
  4'b0101: ca2=7'b0010010;
  4'b0110: ca2=7'b0000010;
  4'b0111: ca2=7'b1111000;
  4'b1000: ca2=7'b0000000;
  4'b1001: ca2=7'b0010000;
  4'b1010: ca2=7'b0001000;
  4'b1011: ca2=7'b0000011;
  4'b1100: ca2=7'b1000110;
  4'b1101: ca2=7'b0100001;
  4'b1110: ca2=7'b0000100;
  4'b1111: ca2=7'b0001110;
  default ca2=7'b0000000;
  endcase
end
always@(an3) begin
 case (an3)
 4'b0000: ca3=7'b1000000;
 4'b0001: ca3=7'b1111001;
 4'b0010: ca3=7'b0100100;
 4'b0011: ca3=7'b0110000;
 4'b0100: ca3=7'b0011001;
 4'b0101: ca3=7'b0010010;
 4'b0110: ca3=7'b0000010;
 4'b0111: ca3=7'b1111000;
 4'b1000: ca3=7'b0000000;
 4'b1001: ca3=7'b0010000;
 4'b1010: ca3=7'b0001000;
```

```
4'b1011: ca3=7'b0000011;
 4'b1100: ca3=7'b1000110;
 4'b1101: ca3=7'b0100001;
 4'b1110: ca3=7'b0000100;
 4'b1111: ca3=7'b0001110;
 default ca3=7'b0000000;
 endcase
 end
always@(an4) begin
 case (an4)
  4'b0000: ca4=7'b1000000;
  4'b0001: ca4=7'b1111001;
  4'b0010: ca4=7'b0100100;
  4'b0011: ca4=7'b0110000;
  4'b0100: ca4=7'b0011001;
  4'b0101: ca4=7'b0010010;
  4'b0110: ca4=7'b0000010;
  4'b0111: ca4=7'b1111000;
  4'b1000: ca4=7'b0000000;
  4'b1001: ca4=7'b0010000;
  4'b1010: ca4=7'b0001000;
  4'b1011: ca4=7'b0000011;
  4'b1100: ca4=7'b1000110;
  4'b1101: ca4=7'b0100001;
  4'b1110: ca4=7'b0000100;
  4'b1111: ca4=7'b0001110;
  default ca4=7'b0000000;
  endcase
 end
always@(an) begin
 case(an)
 4'b1110:ca=ca1;
 4'b1101:ca=ca2;
 4'b1011:ca=ca3;
 4'b0111:ca=ca4;
endcase
end
endmodule
```

6.2 Top module design

6.2.1 Top module design for single cycle processor

```
module SingleCycle(clock, reset);
    input clock, reset;
    reg [31:0]PC;
    wire [31:0]PC next;
    wire [31:0]PC normal;
    wire [31:0]PC temp;
    wire [31:0]PC jump;
    wire [31:0]PC branch;
    wire [31:0]instruction;
    wire [4:0] write register;
    wire RegDst;
    wire [4:0]ins25 21;
    wire [4:0]ins20 16;
    wire [4:0]ins15 11;
    wire [31:0] write data;
    wire [31:0] read data1;
    wire [31:0] read data2;
    wire RegWrite;
    wire [5:0]opcode, funct;
    wire [15:0]imm;
    wire [3:0] ALUControl;
    wire [31:0]ALU in2;
    wire [31:0]ALU out;
    wire Zero;
    wire ALUSrc;
    wire MemWrite;
    wire MemRead;
    wire [31:0]DataMem ReadData;
    wire MemtoReg;
    wire [31:0] DM out;
    wire [31:0]RA;
    wire Branch;
    wire Branch ne;
    wire Jump;
    //PC generation
    always @(posedge reset or posedge clock) begin
        if (reset) PC=-4;
        else if (PC==-4) PC=0;
        else if (PC next<168) PC=PC next;
    end
```

```
//Instruction Fetch
    InstructionMem M1 (instruction, PC, reset);
    //Instruction Decode and Register Read/Write
    assign ins25 21=instruction[25:21];
    assign ins20 16=instruction[20:16];
    assign ins15 11=instruction[15:11];
    assign write register=(RegDst)? ins15 11:ins20 16;
    RegisterFile M2
(ins25 21,ins20 16,write register,write data, read data1,r
ead data2, RegWrite, clock, reset, regnum, regdata);
    //Instruction Decode and Execution
    assign opcode=instruction[31:26];
    assign funct=instruction[5:0];
    assign imm=instruction[15:0];
    ALU Control M3 (ALUControl, opcode, funct);
    assign ALU in2=(ALUSrc)? imm:read data2;
    ALU M4 (ALU out, Zero, read data1, ALU in2, ALUControl);
    //Access Memory Operand
    DataMem M5
(MemWrite, MemRead, read data2, ALU out, DataMem ReadData, res
et, clock);
    assign DM out=(MemtoReg)? DataMem ReadData:ALU out;
    assign write data=DM out;
    //PC selection
    assign PC normal=PC+4;
    assign
PC jump={PC normal[31:28],instruction[25:0],2'b00};
    assign RA={{16{instruction[15]}},instruction[15:0]};
    assign PC branch=PC normal+(RA<<2);
    assign PC temp=((Branch ne&&(~Zero))||(Branch&&Zero))?
PC branch: PC normal;
    assign PC next=(Jump)? PC jump:PC temp;
    //Control Unit
    ControlUnit M7
(opcode, RegDst, Jump, Branch, Branch ne, MemRead, MemWrite, Mem
toReg, ALUSrc, RegWrite);
endmodule
```

6.2.2 Top module design for pipeline processor

The four pipeline registers are shifters. The PC register is a state register. The components in the four stage are the combinational logic.

```
module top(clk, PC, registersel, FPGAout);
input clk;
input [4:0] registersel;
```

```
output [31:0] PC, FPGAout;
  wire
pcwrite, branch, jump, ifidwrite, flush, bubble, compare, beq, bn
memread wb, memsrc, stall finish, settle;
  wire [31:0]
pc in,pc out,pc plus 4 if,bradd,jadd,instr if,pc id,
instr id, memout wb, aluout wb, data1 id, data2 id, imme id, pc
ex, aluout ex, aluout mem, memout mem, memin mem, data2 ex, da
tal ex, data2 ex in, imme ex;
  wire [1:0]
ex mem, wb wb, id wb, id mem, ex wb, mem wb, fa, fb, mem mem,
fa id,fb id;//stage signal
  wire [4:0]
ex rt2, id rd, id rt1, id rt2, id rs, w addr wb, ex rs,
ex rt1, w addr mem, w addr ex, ex rd;
  wire [3:0] id ex, ex ex;
  req [5:0] cycle;
  initial begin
    cycle=6'b0;
    $monitor("Time:",$time,", CLK=%d,
PC=%h",cycle,pc out);
  end
  always @(posedge clk)
    cycle=cycle+6'b1;
  end
  hazard
h(ifidwrite, bubble, ex mem[1], ex rt2, instr id[20:16],
instr id[15:11], pcwrite, bne, beq, ex rd, instr id[25:21], ex
wb[1], settle, stall finish, w addr mem, mem mem[1], mem wb[1]
);
  PC p(pcwrite,pc in,pc out,clk);
  Mux PC m p(branch, jump, pc plus 4 if, bradd, jadd, pc in);
  if flush if f(jump, beq, bne, compare, flush, branch, bubble,
stall finish, settle);
  forward compare fc(wb wb[1], w addr wb, instr id[20:16],
instr id[25:21], mem wb[1], w addr mem, fa id, fb id, mem mem[
1], beq, bne);
  forward
f(wb wb[1], w addr wb, ex rs, ex rt1, mem wb[1], w addr mem,
```

```
fa, fb, memread wb);
  lwsw
1 (memsrc, w addr wb, w addr mem, memread wb, mem mem[0]);
mw(mem wb[0],mem wb[1],memout mem,aluout mem,w addr mem,
wb wb[0], wb wb[1], memout wb, aluout wb, w addr wb, mem mem[1
], memread wb, clk);
    EX MEM
em(ex mem[1],ex wb[0],ex mem[0],ex wb[1],aluout ex,
data2 ex,w addr ex,mem mem[1],mem wb[0],mem mem[0],mem wb
[1], aluout mem, memin mem, w addr mem, clk);
    ID EX register
ie(ex ex, ex mem, ex wb, data1 ex, data2 ex in,
imme ex, ex rs, ex rt1, ex rd, id ex, id mem, id wb, data1 id, ex
rt2, data2 id, imme id, id rs, id rt1, id rd, id rt2, clk, bubbl
e);
    IFID ii (ifidwrite, flush, pc plus 4 if, instr if, pc id,
instr id,clk);
  assign PC = pc out;
  IF iff(pc out,pc plus 4 if,instr if);
  idwb
i(pc id,instr id,bradd,jadd,memout wb,aluout wb,wb wb[1],
id wb, id ex, id mem, data1 id, data2 id, imme id, id rd, id rt1
,id rt2,id rs,jump,beq,bne,pc ex,wb wb[0],w addr wb,compa
re, fa id, fb id, aluout mem, clk, registersel, FPGAout);
e(data1 ex,data2 ex in,aluout wb,aluout mem,memout wb,fa,
fb,
aluout ex,imme ex,ex ex,data2 ex,ex rd,ex rt2,w addr ex);
  mem m(memsrc, aluout mem, memin mem, memout wb, memout mem,
mem mem[1], mem mem[0], clk);
endmodule
```

7. Simulation Scenario

```
memory[0] = 32'b00100000000100000000000000000;
//addi $t0, $zero, 0x20
    memory[1] = 32'b00100000000100100000000110111;
//addi $t1, $zero, 0x37
    memory[2] = 32'b0000000100011000000000100100; //and
$s0, $t0, $t1
```

```
memory[3] = 32'b000000010001100000000010011; //or
$s0, $t0, $t1
   $s0, 4($zero)
   memory[5] = 32'b1010110000001000000000000001000; //sw
$t0, 8($zero)
   memory[6] = 32'b0000000100011000110001000001, //add
$s1, $t0, $t1
   memory[7] = 32'b0000000100011001000000100010; //sub
$s2, $t0, $t1
   memory[8] = 32'b0001001000110010000000000001001; //beq
$s1, $s2, error0 nop
   memory[9] = 32'b10001100000100010000000000000100; //lw
$s1, 4($zero)
   memory[10] = 32'b0011001000110010000000001001000;
//andi $s2, $s1, 0x48 nop
   memory[11] =32'b00010010001100100000000000001001;
//beq $s1, $s2, error1
   memory[12] =32'b1000110000010011000000000000000; //lw
$s3, 8($zero)
   memory[13] =32'b00010010000100110000000000001010;
//beg $s0, $s3, error2 nop nop
   memory[14] =32'b00000010010100011010000000101010;
//slt $s4, $s2, $s1 (Last)
   memory[15] =32'b000100101000000000000000001111;
//beq $s4, $0, EXIT
   memory[16] =32'b00000010001000010010000001;
//add $s2, $s1, $0
   memory[17] =32'b0000100000000000000000000001110; //j
Last
   //addi $t0, $0, 0(error0)
   //addi $t1, $0, 0
   memory[20] =32'b00001000000000000000000011111; //j
EXIT
   //addi $t0, $0, 1(error1)
   memory[22] =32'b001000000001001000000000000001;
//addi $t1, $0, 1
   memory[23] =32'b000010000000000000000000011111; //j
EXIT
   //addi $t0, $0, 2(error2)
```

8. Textual Result

8.1 Textual result for the single cycle processor

The full textual result is listed in the Appendix and it satisfies expectation. We only analyze some of the result to show its accuracy.

From CLK=1 to CLK=5, the processor successfully implements the instructions "addi", "and" and "or". Values are loaded into corresponding registers correctly.

```
10000, CLK =
                                        1, PC = 0 \times 000000000
[\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
[\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0 \times 000000000, [\$t8] = 0 \times 000000000, [\$t9] = 0 \times 000000000
Time:
                       20000, CLK = 2, PC = 0 \times 000000004
[\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
Time:
                       30000, CLK =
                                       3, PC = 0 \times 00000008
[\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0 \times 000000000, [\$t5] = 0 \times 00000000, [\$t6] = 0 \times 000000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       40000, CLK =
                                        4, PC = 0x0000000c
Time:
[\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0 \times 00000037, [\$t2] = 0 \times 00000000, [\$t3] = 0 \times 00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
```

In CLK=9, the value of \$s2 changes to 0xffffffe9, which shows that the processor successfully implements the instruction "sub".

```
Time: 90000, CLK = 9, PC = 0x00000020 [$s0] = 0x00000037, [$s1] = 0x00000057, [$s2] = 0xffffffe9 [$s3] = 0x00000000, [$s4] = 0x00000000, [$s5] = 0x00000000 [$s6] = 0x00000000, [$s7] = 0x00000000, [$t0] = 0x00000000 [$t1] = 0x00000007, [$t2] = 0x00000000, [$t3] = 0x00000000 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x000000000
```

In CLK=11, the value of \$s1 changes to 0x00000037, which shows that both "sw" and "lw" are implemented correctly.

```
Time:  110000, \ CLK = 11, \ PC = 0x00000028  [$s0] = 0x00000037, \ [\$s1] = 0x00000037, \ [\$s2] = 0xffffffe9  [$s3] = 0x00000000, \ [\$s4] = 0x00000000, \ [\$s5] = 0x00000000  [$s6] = 0x00000000, \ [\$s7] = 0x00000000, \ [\$t0] = 0x00000000  [$t1] = 0x00000007, \ [\$t2] = 0x00000000, \ [\$t3] = 0x00000000  [$t4] = 0x00000000, \ [\$t5] = 0x00000000, \ [\$t6] = 0x00000000  [$t7] = 0x00000000, \ [\$t8] = 0x00000000, \ [\$t9] = 0x00000000
```

In CLK=16, the value of \$s4 changes to 0x00000001 while it changes to 0x00000000 in CLK=20. This shows that the instruction "slt" is successfully implemented.

```
160000, CLK = 16, PC = 0 \times 0000003c
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                     200000, CLK = 20, PC = 0 \times 00000003c
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

In CLK=13, PC doesn't branch to label "error0". In CLK=19, it jumps to lable "Last". This shows that insturction "beq" and "j" are correctly implemented.

```
Time: 130000, CLK = 13, PC = 0x00000030
```

```
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0 \times 00000037, [\$t2] = 0 \times 00000000, [\$t3] = 0 \times 00000000
[\$t4] = 0 \times 000000000, [\$t5] = 0 \times 00000000, [\$t6] = 0 \times 000000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       190000, CLK = 19, PC = 0 \times 00000038
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0 \times 000000020, \ [\$s4] = 0 \times 00000001, \ [\$s5] = 0 \times 000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
 In CLK=21,t simulation ends when a branch to exit instruction is executated.
Time:
                       210000, CLK = 21, PC = 0 \times 0000007c
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
```

8.2 Textual resut for the pipeline processor

The full textual result is listed in the Appendix and it satisfies expectation. We only analyze some of the result to show its accuracy.

[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000 [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000

From CLK=0 to CLK=5, the processor implements the first two instructions.

```
Time:
                         0, CLK= 0, PC=0000000
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000000
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                        50, CLK= 1, PC=0000004
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000000
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                       150, CLK= 2, PC=0000008
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000000
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
```

```
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                       250, CLK= 3, PC=000000c
Time:
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000000
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                       350, CLK= 4, PC=0000010
Time:
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                       450, CLK= 5, PC=0000014
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
```

In CLK=6, the value of \$s0 changes to 20 which shows that the data hazard is resolved by using forwarding unit.

```
Time: 550, CLK= 6, PC=00000018 [$s0]=00000020, [$s1]=00000000, [$s2]=00000000 [$s3]=00000000, [$s4]=00000000, [$s5]=00000000 [$s6]=00000000, [$s7]=00000000, [$t0]=00000000 [$t1]=00000037, [$t2]=00000000, [$t3]=00000000 [$t4]=00000000, [$t5]=00000000, [$t6]=00000000 [$t7]=00000000, [$t8]=00000000, [$t9]=00000000
```

From CLK=9 to CLK=10, there is a data hazard involving beg instruction. The result shows that a bubble is inserted and after the bubble, the register successfully stores the right value.

```
Time: 850, CLK= 9, PC=00000024
[$s0]=00000037,[$s1]=00000000,[$s2]=00000000
[$s3]=00000000,[$s4]=00000000,[$s5]=00000000
[$s6]=00000000,[$s7]=00000000,[$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000,[$t5]=00000000,[$t6]=00000000
[$t7]=00000000,[$t8]=00000000,[$t9]=00000000
Time: 950, CLK=10, PC=00000024
[$s0]=00000037,[$s1]=00000057,[$s2]=00000000
```

```
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
From CLK=12 to CLK=13, a bubble is inserted because of the load-use data hazard.
Time:
                       1150, CLK=12, PC=0000002c
[$s0]=00000037,[$s1]=00000057,[$s2]=ffffffe9
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      1250, CLK=13, PC=0000002c
Time:
[$s0]=00000037,[$s1]=00000057,[$s2]=ffffffe9
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
```

From CLK=16 to CLK=18, two bubbles are inserted because of the load-branch data hazard.

```
1550, CLK=16, PC=0000038
Time:
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      1650, CLK=17, PC=0000038
[$s0]=00000037,[$s1]=00000037,[$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                      1750, CLK=18, PC=0000038
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
[$s3]=00000020,[$s4]=00000000,[$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
```

The sudden change of PC value proves the correct executation of jump instruction.

```
Time:
                     2250, CLK=23, PC=0000048
[$s0]=00000037,[$s1]=00000037,[$s2]=00000000
[$s3]=00000020, [$s4]=00000001, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                     2350, CLK=24, PC=0000038
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
[$s3]=00000020, [$s4]=00000001, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
The simulation ends when a branch to exit instruction is executated.
                     2650, CLK=27, PC=0000040
Time:
[$s0]=00000037, [$s1]=00000037, [$s2]=00000037
[$s3]=00000020, [$s4]=00000001, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
______
```

9. Conclusion and Discussion

In this project, we built a single cycle processor and a pipeline processor, the simulation of which conforms to the ideal result. A single cycle processor is less complex due to the absence of hazard but is more time-consuming than a pipeline processor. It is up to the designer to choose which to implement.

For the implementation of the pipeline processor we had to implement it onto a FPGA board. In order to do that we needed to implement the SSD for the FPGA board and we faced a lot of problems trying to match the results to our texual results. Many of the errors were related to the clock and connecting the correct inputs and outputs, but in the end we managed to solve all the errors and matched the textual result.

Overall, we have divided the work up evenly and worked well as a team. Each of us was able to get a deeper understanding in both single cycle and pipeline processors. This project not only taught us about implementing the different processors, but also gave us an opportunity to overcome obstacles as a team and in the end we believe this project was a huge success.

References

Patterson, D. A. (2013). *Computer organization and design*. San Francisco: Elsevier Science & Technology. Appendix A Source Code

A.1 Source code for single cycle processor

```
module SingleCycle(clock,reset);
    input clock, reset;
    reg [31:0]PC;
    wire [31:0]PC next;
    wire [31:0]PC normal;
    wire [31:0]PC temp;
    wire [31:0] PC jump;
    wire [31:0]PC branch;
    wire [31:0]instruction;
    wire [4:0] write register;
    wire RegDst;
    wire [4:0]ins25 21;
    wire [4:0]ins20 16;
    wire [4:0]ins15 11;
    wire [31:0] write data;
    wire [31:0] read data1;
    wire [31:0] read data2;
    wire RegWrite;
    wire [5:0]opcode, funct;
    wire [15:0]imm;
    wire [3:0]ALUControl;
    wire [31:0]ALU in2;
    wire [31:0]ALU out;
    wire Zero;
    wire ALUSrc;
    wire MemWrite;
    wire MemRead;
    wire [31:0]DataMem ReadData;
    wire MemtoReq;
    wire [31:0] DM out;
    wire [31:0]RA;
    wire Branch;
    wire Branch ne;
    wire Jump;
    //PC generation
    always @(posedge reset or posedge clock) begin
        if (reset) PC=-4;
```

```
else if (PC==-4) PC=0;
        else if (PC next<168) PC=PC next;</pre>
    end
    //Instruction Fetch
    InstructionMem M1 (instruction, PC, reset);
    //Instruction Decode and Register Read/Write
    assign ins25 21=instruction[25:21];
    assign ins20 16=instruction[20:16];
    assign ins15 11=instruction[15:11];
    assign write register=(RegDst)? ins15 11:ins20 16;
    RegisterFile M2
(ins25 21, ins20 16, write register, write data, read data1, r
ead data2, RegWrite, clock, reset, regnum, regdata);
    //Instruction Decode and Execution
    assign opcode=instruction[31:26];
    assign funct=instruction[5:0];
    assign imm=instruction[15:0];
    ALU Control M3 (ALUControl, opcode, funct);
    assign ALU in2=(ALUSrc)? imm:read data2;
    ALU M4 (ALU out, Zero, read data1, ALU in2, ALUControl);
    //Access Memory Operand
    DataMem M5
(MemWrite, MemRead, read data2, ALU out, DataMem ReadData, res
et, clock);
    assign DM out=(MemtoReg)? DataMem ReadData:ALU out;
    assign write data=DM out;
    //PC selection
    assign PC normal=PC+4;
    assign
PC jump={PC normal[31:28],instruction[25:0],2'b00};
    assign RA={{16{instruction[15]}},instruction[15:0]};
    assign PC branch=PC normal+(RA<<2);
    assign PC temp=((Branch ne&&(~Zero))||(Branch&&Zero))?
PC branch: PC normal;
    assign PC next=(Jump)? PC jump:PC temp;
    //Control Unit
    ControlUnit M7
(opcode, RegDst, Jump, Branch, Branch ne, MemRead, MemWrite, Mem
toReg, ALUSrc, RegWrite);
endmodule
module
ControlUnit(opcode, RegDst, Jump, Branch, Branch ne, MemRead,
MemWrite,MemtoReg,ALUSrc,RegWrite);
    input [5:0]opcode;
```

```
output
RegDst, Jump, Branch, Branch ne, MemRead, MemWrite, MemtoReq, AL
USrc, RegWrite;
    assign RegDst=(opcode==6'h00);
    assign Jump=(opcode==6'h02);
    assign Branch=(opcode==6'h04);
    assign Branch ne=(opcode==6'h05);
    assign MemRead=(opcode==6'h23);
    assign MemWrite=(opcode==6'h2b);
    assign MemtoReg=(opcode==6'h23);
    assign
ALUSrc=(opcode==6'h08||opcode==6'h0c||opcode==6'h23||opco
de==6'h2b);
    assign
RegWrite=(opcode==6'h00||opcode==6'h08||opcode==6'h0c||op
code==6'h23);
endmodule
module
DataMem(MemWrite,MemRead,WriteData,ALU address,ReadData,
reset, clock);
    input MemWrite, MemRead;
    input [31:0] WriteData, ALU address;
    input clock, reset;
    output [31:0] ReadData;
    reg [31:0] DataMemory [0:31];
    assign ReadData=(reset|~MemRead)?
0:DataMemory[ALU address>>2];
    always @(negedge clock or posedge reset) begin
        if (reset) begin
            for (integer i=0; i<32; i=i+1) DataMemory[i] =</pre>
32'b0;
        end
        else if (MemWrite) DataMemory[ALU address>>2] =
WriteData;
    end
endmodule
module
RegisterFile(read1, read2, write, w data, data1, data2, regWrit
e,
clock, reset, regnum, regdata);
    input [4:0] read1, read2, write;
```

```
input [31:0] w data;
input reqWrite;
input clock, reset;
input [4:0] regnum;
output [31:0] data1, data2;
output [31:0] regdata;
reg[31:0] register[31:0];
assign data1=(reset)? 0:register[read1];
assign data2=(reset)? 0:register[read2];
assign regdata=(reset)? 0:register[regnum];
always @(posedge clock or posedge reset) begin
    if (reset) begin
       register[0]=32'b0;
       register[1]=32'b0;
       register[2]=32'b0;
       register[3]=32'b0;
       register[4]=32'b0;
       register[5]=32'b0;
       register[6]=32'b0;
       register[7]=32'b0;
       register[8]=32'b0;
       register[9]=32'b0;
       register[10]=32'b0;
       register[11]=32'b0;
       register[12]=32'b0;
       register[13]=32'b0;
       register[14]=32'b0;
       register[15]=32'b0;
       register[16]=32'b0;
       register[17]=32'b0;
       register[18]=32'b0;
       register[19]=32'b0;
       register[20]=32'b0;
       register[21]=32'b0;
       register[22]=32'b0;
       register[23]=32'b0;
       register[24]=32'b0;
       register[25]=32'b0;
       register[26]=32'b0;
       register[27]=32'b0;
       register[28]=32'b0;
       register[29]=32'b0;
       register[30]=32'b0;
```

```
register[31]=32'b0;
        end
        else if (regWrite && write!=0)
reqister[write]=w data;
    end
endmodule
module InstructionMem(instr, pc, reset);
    input [31:0] pc;
    input reset;
    output [31:0] instr;
    reg [31:0] memory [0:41];
    assign instr=(reset||pc==-4)? 0:memory[pc>>2];
    always @(reset) begin
        if (reset) begin
            memory[0] =
32'b0010000000010000000000000000000; //addi $t0, $zero,
0x20
            memory[1] =
32'b0010000000010010010000000110111; //addi $t1, $zero,
0x37
            memory[2] =
32'b00000001000010011000000000100100; //and $s0, $t0, $t1
            memory[3] =
32'b0000000100010011000000000100101; //or $s0, $t0, $t1
            memory[4] =
32'b101011000001000000000000000000100; //sw $s0, 4($zero)
            memory[5] =
32'b10101100000010000000000000001000; //sw $t0, 8($zero)
            memory[6] =
32'b000000100010011000100000100000; //add $s1, $t0, $t1
            memory[7] =
32'b000000100010011001000000100010; //sub $s2, $t0, $t1
            memory[8] =
32'b0001001000110010000000000001001; //beq $s1, $s2,
error0 nop
            memory[9] =
32'b10001100000100010000000000000100; //lw $s1, 4($zero)
            memory[10]=
32'b00110010001100100000000001001000; //andi $s2, $s1, 0x48
nop
            memory[11]
=32'b0001001000110010000000000001001; //beq $s1, $s2,
error1
```

```
memory[12]
=32'b100011000001001100000000000001000; //lw $s3, 8($zero)
           memory[13]
=32'b00010010000100110000000000001010; //beq $s0, $s3,
error2 nop nop
           memory[14]
=32'b00000010010100011010000000101010; //slt $s4, $s2, $s1
(Last)
           memory[15]
=32'b0001001010000000000000000001111; //beq $s4, $0, EXIT
           memory[16]
=32'b00000010001000001001000000100000; //add $s2, $s1, $0
           memory[17]
=32'b000010000000000000000000001110; //j Last
           memory[18]
=32'b00100000000100000000000000000; //addi $t0, $0,
0 (error0)
           memory[19]
=32'b00100000000100100000000000000; //addi $t1, $0, 0
           memory[20]
=32'b0000100000000000000000000011111; //j EXIT
           memory[21]
=32'b00100000000100000000000000001; //addi $t0, $0,
1 (error1)
           memory[22]
=32'b00100000000100100000000000001; //addi $t1, $0, 1
           memory[23]
=32'b0000100000000000000000000011111; //j EXIT
           memory[24]
=32'b00100000000100000000000000000010; //addi $t0, $0,
2 (error2)
           memory[25]
=32'b00100000000100100000000000010; //addi $t1, $0, 2
           memory[26]
=32'b0000100000000000000000000011111; //j EXIT
           memory[27]
=32'b001000000001000000000000000011; //addi $t0, $0,
3 (error3)
           memory[28]
=32'b00100000000100100000000000011; //addi $t1, $0, 3
           memory[29]
=32'b0000100000000000000000000011111; //j EXIT
        end
   end
```

```
endmodule
module ALU(Result, Zero, A, B, ALUControl);
    input [31:0]A;
    input [31:0]B;
    input [3:0]ALUControl;
    output [31:0]Result;
    output Zero;
    reg [31:0]Result;
   wire Zero;
    always @(A,B,ALUControl) begin
        case(ALUControl)
            4'b0010: Result=A+B;
           4'b0110: Result=A-B;
           4'b0000: Result=A&B;
            4'b0001: Result=A|B;
            4'b0111: Result=A<B;
           default
endcase
    end
    assign Zero=(Result==0);
endmodule
module ALU Control(ALUControl,opcode,funct);
    input [5:0]opcode;
    input [5:0] funct;
    output [3:0] ALUControl;
    reg [3:0]ALUControl;
    always @(funct,opcode) begin
        case (opcode)
            6'h2b: ALUControl <= 4'b0010;
                                       //sw
            6'h23: ALUControl<=4'b0010;
                                       //lw
            6'h04: ALUControl <= 4'b0110;
                                       //beq
            6'h05: ALUControl <= 4'b0110; //bne
            6'h08: ALUControl<=4'b0010; //addi
            6'h0c: ALUControl <= 4'b0000; //andi
            6'h00:
               case(funct)
                    6'h20: ALUControl=4'b0010; //add
                    6'h22: ALUControl=4'b0110; //sub
                    6'h24: ALUControl=4'b0000; //and
                    6'h25: ALUControl=4'b0001; //or
                    6'h2a: ALUControl=4'b0111; //slt
```

```
default ALUControl=4'b0010;
               endcase
           default ALUControl=4'b0010;
       endcase
   end
endmodule
A.2 Source code for pipeline processor
module PC(PCWrite, pc prev, pc, clk);
    input PCWrite, clk;
    input [31:0] pc prev;
   output reg [31:0] pc;
    initial
      pc=32 b0;
   always @(posedge clk) begin
       if (PCWrite)
           pc = pc prev;
   end
endmodule
module InstructionMem(pc, instr);
    input [31:0] pc;
   output [31:0] instr;
   reg [31:0] memory [30:0];
   reg[31:0] instr;
    initial begin
  memory[0] = 32'b00100000000100000000000000000000000; //addi
$t0, $zero, 0x20
   memory[1] = 32'b001000000001001000000000110111;
//addi $t1, $zero, 0x37
   memory[2] = 32'b000000010001001100000000100100; //and
$s0, $t0, $t1
   memory[3] = 32'b0000000100011000000000100101; //or
$s0, $t0, $t1
   $s0, 4($zero)
   memory[5] = 32'b101011000000100000000000001000; //sw
$t0, 8($zero)
   memory[6] = 32'b0000000100010011000100000100000; //add
$s1, $t0, $t1
   memory[7] = 32'b000000010001100100100000100010; //sub
```

```
$s2, $t0, $t1
   memory[8] = 32'b0001001001100100000000000001001; //beq
$s1, $s2, error0
   memory[9] = 32'b10001100000100010000000000000100; //lw
$s1, 4($zero)
   memory[10] = 32'b001100100011001000000001001000;
//andi $s2, $s1, 0x48
   memory[11] =32'b00010010001100100000000000001001;
//beg $s1, $s2, error1
   memory[12] =32'b100011000001001100000000000001000; //lw
$s3, 8($zero)
   memory[13] =32'b00010010000100110000000000001010;
//beg $s0, $s3, error2
   memory[14] =32'b0000001001010101010000000101010;
//slt $s4, $s2, $s1 (Last)
   memory[15] =32'b000100101000000000000000001111;
//beg $s4, $0, EXIT
   memory[16] =32'b000000100010000100100000100000;
//add $s2, $s1, $0
   memory[17] =32'b000010000000000000000000001110; //j
Last
   //addi $t0, $0, 0(error0)
   //addi $t1, $0, 0
   memory[20] =32'b00001000000000000000000011111; //j
EXIT
   memory[21] =32'b0010000000010000000000000000001;
//addi $t0, $0, 1(error1)
   memory[22] =32'b0010000000010010000000000000001;
//addi $t1, $0, 1
   memory[23] =32'b000010000000000000000000011111; //j
EXIT
   //addi $t0, $0, 2(error2)
   memory[25] =32'b0010000000010010000000000000010;
//addi $t1, $0, 2
   memory[26] =32'b000010000000000000000000011111; //j
EXIT
   memory[27] =32'b00100000000100000000000000011;
//addi $t0, $0, 3(error3)
   memory[28] =32'b00100000000100100000000000011;
//addi $t1, $0, 3
   memory[29] =32'b000010000000000000000000011111; //j
```

```
EXIT
    end
    always @(pc) begin
         if (pc>>2>29) begin
             $display("=======");
             $stop;
         end
         instr=memory[pc>>2];
    end
endmodule
module
register(read1, read2, write, w_data, data1, data2, regWrite,
clk,registersel, FPGAout);
input [4:0] read1, read2, write, registersel;
input [31:0] w_data;
input regWrite,clk;
output [31:0] data1, data2, FPGAout;
reg[31:0] data1, data2;
reg[31:0] register[31:0], FPGAout;
initial
begin
       register[0]=32'b0;
       register[1]=32'b0;
       register[2]=32'b0;
       register[3]=32'b0;
       register[4]=32'b0;
       register[5]=32'b0;
       register[6]=32'b0;
       register[7]=32'b0;
       register[8]=32'b0;
       register[9]=32'b0;
       register[10]=32'b0;
       register[11]=32'b0;
       register[12]=32'b0;
       register[13]=32'b0;
       register[14]=32'b0;
       register[15]=32'b0;
       register[16] = 32 'b0;
       register[17]=32'b0;
       register[18]=32'b0;
       register[19]=32'b0;
       register[20]=32'b0;
       register[21]=32'b0;
```

```
register[22]=32'b0;
       register[23]=32'b0;
       register[24]=32'b0;
       register[25]=32'b0;
       register[26]=32'b0;
       register[27]=32'b0;
       register[28]=32'b0;
       register[29]=32'b0;
       register[30]=32'b0;
       register[31]=32'b0;
end
always @(read1, read2, write, w data, regWrite)
begin
  data1=register[read1];
  data2=register[read2];
end
always@(*) begin
FPGAout=register[registersel];
end
always@(negedge clk)
begin
  if (regWrite==1)
  register[write]=w data;
end
always @(posedge clk)
begin
  $display("[$s0]=%h,[$s1]=%h,[$s2]=%h",register[16],regi
ster[17], register[18]);
  $display("[$s3]=%h,[$s4]=%h,[$s5]=%h",register[19],regi
ster[20], register[21]);
  $display("[$s6]=%h,[$s7]=%h,[$t0]=%h",register[22],regi
ster[23], register[8]);
  $display("[$t1]=%h,[$t2]=%h,[$t3]=%h",register[9],regis
ter[10], register[11]);
  $display("[$t4]=%h,[$t5]=%h,[$t6]=%h",register[12],regi
ster[13], register[14]);
  $display("[$t7]=%h,[$t8]=%h,[$t9]=%h",register[15],regi
ster[24], register[25]);
```

```
end
endmodule
module sim;
  parameter half period=50;
  reg clock;
  top UUT (clock);
  initial begin
    $display("=======");
  end
  initial begin
    #0 clock=0;
  end
  always #half period clock=~clock;
  initial
    #9200 $stop;
endmodule
module idwb(pc in,instruction,branch,jadd,mem out,alu out,
regwrite, wb, ex, mem, data1, data2, imme, rd, rt1, rt2, rs, jump, be
q,bne,pc out,mem to reg,w addr,compare,fa,fb,aluout mem,c
lk,registersel, FPGAout);
input [31:0] pc in, instruction, mem out, alu out, aluout mem;
input [1:0] fa,fb;
input regwrite, mem to reg, clk;
input [4:0] w addr, registersel;
output [1:0] wb, mem;
output [3:0] ex;
output [31:0] data1, data2, branch, pc out, imme, jadd, FPGAout;
output [4:0] rd,rt1,rt2,rs;
output jump, beq, bne, compare;
wire [31:0] imme mul 4, write, d1, d2;
reg [4:0] rd, rt1, rt2, rs;
reg [31:0] pc out, jadd;
initial begin
```

```
pc out=32'b0;
  jadd=32'b0;
  rd=5'b0;
  rt1=5'b0;
  rt2=5'b0;
  rs=5'b0;
end
control c(instruction[31:26], wb, mem, ex, jump, beq, bne,
instruction[5:0]);
signextension s(instruction[15:0],imme);
shift2 sh(imme,imme mul 4);
adder a (imme mul 4,pc in,branch);
mux 2 1 32bit m1(write,alu out,mem out,mem to reg);
register
r(instruction[25:21],instruction[20:16],w addr,write,d1,d
2, regwrite, clk, registersel, FPGAout);
mux 4 1 32bit m2(data1,d1,alu out,aluout mem,mem out,fa);
mux 4 1 32bit m3(data2,d2,alu out,aluout mem,mem out,fb);
equal eq(data1, data2, compare);
always @(pc in,imme)
begin
  pc out=pc in;
  jadd={pc in[31:28],instruction[25:0],2'b0};
  rd=instruction[15:11];
  rt1=instruction[20:16];
  rt2=instruction[20:16];
  rs=instruction[25:21];
end
endmodule
module
forward (memwb write, memwb rd, idex rs, idex rt, exmem write,
exmem rd,fa,fb,memwb memread);
input memwb write, exmem write, memwb memread;
```

```
output [1:0] fa,fb;
reg [1:0] fa, fb;
initial begin
 fa=2'b00;
 fb=2'b00;
end
always @ (memwb write, memwb rd, idex rs, idex rt, exmem write,
exmem rd, memwb memread) begin
   fa=2'b00;
   fb=2'b00;
   if (exmem rd!=5'b0)
     if ({exmem write,exmem rd}=={1'b1,idex rs})
       fa=2'b10;
   if (fa!=2'b10)
     if (memwb rd!=5'b0)
       if ({memwb write,memwb rd}=={1 'b1,idex rs})
        if (memwb memread==0)
         fa=2'b01;
        else
         fa=2'b11;
   if (exmem rd!=5'b0)
       if ({exmem write,exmem rd}=={1'b1,idex rt})
          fb=2'b10;
   if (fb!=2'b10)
      if (memwb rd!=5'b0)
        if ({memwb write,memwb rd}=={1'b1,idex rt})
         if (memwb memread==0)
           fb=2'b01;
         else
           fb=2'b11;
end
endmodule
module forward compare (memwb write, memwb rd, id rt, id rs,
exmem write, exmem rd, fa, fb, memwb memread, beq, bne);
input memwb write, exmem write, memwb memread, beg, bne;
input [4:0] memwb rd, id rt, id rs, exmem rd;
output [1:0] fa,fb;
```

input [4:0] memwb rd, idex rs, idex rt, exmem rd;

```
reg [1:0] fa,fb;
reg branch;
initial begin
  fa=2'b00;
  fb=2'b00;
end
always
@(memwb write,exmem write,memwb rd,id rt,id rs,exmem rd,
memwb memread, beq, bne)
begin
  fa=2'b00;
  fb=2'b00;
  branch=beq||bne;
  if (exmem rd!=5'b0)
     if ({exmem write,exmem rd,branch}=={1'b1,id rs,1'b1})
        fa=2'b10;
  if (fa!=2'b10)
     if (memwb rd!=5'b0)
        i f
({memwb write, memwb rd, branch}=={1'b1, id rs, 1'b1})
          if (memwb memread!=1)
             fa=2'b01;
          else
             fa=2'b11;
   if (exmem rd!=5'b0)
      if
({exmem write, exmem rd, branch} == {1'b1, id rt, 1'b1})
                     fb=2'b10;
   if (fb!=2'b10)
       if (memwb rd!=5'b0)
({memwb write, memwb rd, branch}=={1'b1, id rt, 1'b1})
              if (memwb memread!=1)
                  fb=2'b01;
              else
                  fb=2'b11;
end
endmodule
module
hazard(ifidwrite, stall, memread, idexrt, ifidrt, ifidrd,
pcwrite, bne, beq, idexrd, ifidrs, idexregwrite, settle, stall f
inish,exmemrt,exmemread,exmemregwrite);
```

```
input memread, bne, beq, idexregwrite, stall finish, exmemread,
exmemregwrite;
input [4:0] idexrt, ifidrt, ifidrd, idexrd, ifidrs, exmemrt;
output ifidwrite, stall, pcwrite, settle;
reg ifidwrite, stall, pcwrite, stall2, settle;
initial
begin
  ifidwrite=1;
  stall=0;
  pcwrite=1;
  stall2=0;
  settle=0;
end
always
@ (memread, idexrt, ifidrt, ifidrd, bne, beg, idexrd, idexregwrit
ifidrs, stall finish, exmemrt, exmemread, exmemregwrite)
begin
     stall=0;
     stal12=0;
  stall=stall || (memread &&(idexrt!=5'b0)
&&((idexrt==ifidrt)||(idexrt==ifidrs))&&idexreqwrite);
  stall=stall || (exmemread && (exmemrt!=5'b0) &&
((exmemrt==ifidrt)||(exmemrt==ifidrs))&&(bne||beq)&&exmem
regwrite);
  stall=stall ||
((idexrd!=5'b0) &&((idexrd==ifidrs)||(idexrd==ifidrt)) &&(b
eq||bne)&&idexregwrite);
  ifidwrite=!stall;
  pcwrite=!stall;
end
endmodule
module top(clk, PC, registersel, FPGAout);
  input clk;
```

```
input [4:0] registersel;
  output [31:0] PC, FPGAout;
pcwrite, branch, jump, ifidwrite, flush, bubble, compare, beq, bn
memread wb, memsrc, stall finish, settle;
  wire [31:0]
pc in,pc out,pc plus 4 if,bradd,jadd,instr if,pc id,
instr id, memout wb, aluout wb, data1 id, data2 id, imme id, pc
ex, aluout ex, aluout mem, memout mem, memin mem, data2 ex, da
tal ex, data2 ex in, imme ex;
  wire [1:0]
ex mem, wb wb, id wb, id mem, ex wb, mem wb, fa, fb, mem mem,
fa id,fb id;//stage signal
  wire [4:0]
ex rt2, id rd, id rt1, id rt2, id rs, w addr wb, ex rs,
ex rt1, w addr mem, w addr ex, ex rd;
  wire [3:0] id ex, ex ex;
  reg [5:0] cycle;
  initial begin
    cvcle=6'b0;
    $monitor("Time:",$time,", CLK=%d,
PC=%h",cycle,pc out);
  end
  always @(posedge clk)
  begin
    cycle=cycle+6'b1;
  end
  hazard
h(ifidwrite, bubble, ex mem[1], ex rt2, instr id[20:16],
instr id[15:11], pcwrite, bne, beq, ex rd, instr id[25:21], ex
wb[1], settle, stall finish, w addr mem, mem mem[1], mem wb[1]
);
  PC p(pcwrite,pc in,pc out,clk);
  Mux PC m p(branch, jump, pc plus 4 if, bradd, jadd, pc in);
  if flush if f(jump, beq, bne, compare, flush, branch, bubble,
stall finish, settle);
  forward compare fc(wb wb[1], w addr wb, instr id[20:16],
instr id[25:21], mem wb[1], w addr mem, fa id, fb id, mem mem[
1], beq, bne);
  forward
```

```
f(wb wb[1], w addr wb, ex rs, ex rt1, mem wb[1], w addr mem,
fa,fb,memread wb);
  lwsw
1 (memsrc, w addr wb, w addr mem, memread wb, mem mem[0]);
  MEM WB
mw (mem wb[0], mem wb[1], memout mem, aluout mem, w addr mem,
wb wb[0], wb wb[1], memout wb, aluout wb, w addr wb, mem mem[1
], memread wb, clk);
    EX MEM
em(ex_mem[1],ex_wb[0],ex mem[0],ex wb[1],aluout ex,
data2 ex,w addr ex,mem mem[1],mem wb[0],mem mem[0],mem wb
[1], aluout mem, memin mem, w addr mem, clk);
    ID EX register
ie (ex ex, ex mem, ex wb, data1 ex, data2 ex in,
imme ex, ex rs, ex rt1, ex rd, id ex, id mem, id wb, data1 id, ex
rt2, data2 id, imme id, id rs, id rt1, id rd, id rt2, clk, bubbl
e);
    IFID ii (ifidwrite, flush, pc plus 4 if, instr if, pc id,
instr id, clk);
  assign PC = pc out;
  IF iff(pc out,pc plus 4 if,instr if);
  idwb
i(pc id,instr id,bradd,jadd,memout wb,aluout wb,wb wb[1],
id wb,id ex,id mem,data1 id,data2 id,imme id,id rd,id rt1
,id rt2,id rs,jump,beq,bne,pc ex,wb wb[0],w addr wb,compa
re, fa id, fb id, aluout mem, clk, registersel, FPGAout);
  ΕX
e(data1 ex,data2 ex in,aluout wb,aluout mem,memout wb,fa,
fb,
aluout ex,imme ex,ex ex,data2 ex,ex rd,ex rt2,w addr ex);
  mem m(memsrc,aluout mem, memin mem, memout wb, memout mem,
mem mem[1], mem mem[0], clk);
endmodule
module ID EX register (EX out, MEM out, WB out,
regdata1 out, regdata2 out, imm out, rs out, rt1 out, rd out,
EX in, MEM in, WB in, regdatal in, rt2 out,
regdata2 in,imm in,rs in,rt1 in,rd in,rt2 in,clk,bubble);
    input [1:0] WB in, MEM in;
    input [3:0]EX in;
    input clk, bubble;
    input [31:0] regdata1 in, regdata2 in, imm in;
```

```
input [4:0]rs in,rt1 in,rd in,rt2 in;
output [1:0] WB out, MEM out;
output [3:0] EX out;
output [31:0]regdata1 out, regdata2 out, imm out;
output [4:0]rs out,rt1 out,rd out,rt2 out;
reg [1:0]WB out,MEM out;
reg [3:0]EX out;
reg [31:0]regdata1 out,regdata2 out,imm out;
reg [4:0]rs out,rt1 out,rd out,rt2 out;
reg [133:0]ID EX;
initial begin
   WB out=2'b0;
   MEM out=2'b0;
   EX out=4'b0;
   regdata1 out=32'b0;
   regdata2 out=32'b0;
   imm out=32'b0;
   rs out=5'b0;
   rt1 out=5'b0;
   rd out=5'b0;
   rt2 out=5'b0;
   ID EX=134'b0;
end
always @(posedge clk)begin
    if (!bubble) begin
        ID EX[133:132]=WB in;
        ID EX[130:127] = EX in;
        ID EX[126:125] = MEM in;
    end else begin
        ID EX[133:132]=2'b0;
        ID EX[130:127]=4'b0;
        ID EX[126:125]=2'b0;
    end
        ID EX[122:118]=rt2 in;
        ID EX[110:79] = regdata1 in;
        ID EX[78:47] = regdata2 in;
        ID EX[46:15] = imm in;
        ID EX[14:10]=rs in;
        ID EX[9:5]=rt1 in;
        ID EX[4:0] = rd in;
    WB out=ID EX[133:132];
    EX out=ID EX[130:127];
```

```
MEM out=ID EX[126:125];
        rt2 out=ID EX[122:118];
        regdata1 out=ID EX[110:79];
        regdata2 out=ID EX[78:47];
        imm out=ID EX[46:15];
        rs out=ID EX[14:10];
        rt1 out=ID EX[9:5];
        rd out=ID EX[4:0];
    end
endmodule
module control(opcode,wb,m,ex,jump,beq,bne,funct);
input [5:0] opcode, funct;
output jump, beq, bne;
output [1:0] wb, m;
output [3:0] ex;
reg jump, beq, bne;
reg [1:0] wb,m;
reg [3:0] ex;
initial begin
wb=2'b00; m=2'b00; ex=4'b0100; jump=0; beq=0; bne=0;
end
always @(opcode, funct)begin
   case (opcode)
      6'b100011:begin
wb=2'b11; m=2'b10; ex=4'b0001; jump=0; beq=0; bne=0; end
      6'b101011:begin
wb=2'b00; m=2'b01; ex=4'b0001; jump=0; beg=0; bne=0; end
      6'b001000:begin
wb=2'b10;m=2'b00;ex=4'b0001;jump=0;beq=0;bne=0; end
      6'b001100:begin
wb=2'b10;m=2'b00;ex=4'b0111;jump=0;beq=0;bne=0; end
      6'b000100:begin
wb=2'b00;m=2'b00;ex=4'b0010;jump=0;beq=1;bne=0; end
      6'b000101:begin
wb=2'b00; m=2'b00; ex=4'b0010; jump=0; beq=0; bne=1; end
      6'b000010:begin
wb=2'b00;m=2'b00;ex=4'b0000;jump=1;beq=0;bne=0; end
      6'b000000:begin
wb=2'b10;m=2'b00;ex=4'b1100;jump=0;beq=0;bne=0; end
      default: begin
wb=2'b00; m=2'b00; ex=4'b0100; jump=0; beq=0; bne=0; end
```

```
endcase
   if ({opcode, funct}==12'b0)
      begin
wb=2'b00; m=2'b00; ex=4'b0100; jump=0; beq=0; bne=0; end
end
endmodule
module ALU(Result,A,B,ALUControl);
    parameter n=32;
    input [n-1:0]A;
    input [n-1:0]B;
    input [3:0]ALUControl;
    output [n-1:0]Result;
    reg [n-1:0]Result;
    initial begin
       Result=32'b0;
    end
    always @(A,B,ALUControl) begin
        case(ALUControl)
            4'b0010: Result=A+B;
            4'b0110: Result=A+(~B)+32'b1;
            4'b0000: Result=A&B;
            4'b0001: Result=A|B;
            4'b0111: Result=(A+(~B)+32'b1)>>31;
            default Result=32'b0;
        endcase
    end
endmodule
module ALU Control(ALUControl, ALUop, funct);
    input [1:0]ALUop;
    input [5:0] funct;
    output [3:0]ALUControl;
    reg [3:0]ALUControl;
    initial begin
      ALUControl=4'b0;
    end
```

always @(funct,ALUop) begin

```
case(ALUop)
            2'b00: ALUControl=4'b0010;
            2'b01: ALUControl=4'b0110;
            2'b11: ALUControl=4'b0000; //andi
            2'b10:
                case(funct)
                     6'b100000: ALUControl=4'b0010;
                                                     //add
                     6'b100010: ALUControl=4'b0110; //sub
                     6'b100100: ALUControl=4'b0000;
                                                     //and
                     6'b100101: ALUControl=4'b0001; //or
                     6'b101010: ALUControl=4'b0111; //slt
                     default: ALUControl=4'b1111;
                endcase
        endcase
    end
endmodule
module
EX(data1,data2,aluout wb,aluout mem,memout wb,fa,fb,aluou
imme,ex,data2 out,rd in,rt in,rd);
input [31:0] data1, data2, aluout wb, aluout mem, memout wb;
input [1:0] fa,fb;
input [31:0] imme;
input [4:0] rd in, rt in;
input [3:0] ex;
output [31:0] aluout, data2 out;
output [4:0] rd;
wire [31:0] alu1, alu2;
wire [3:0] aluc;
mux 2 1 5bit m5(rd,rt in,rd in,ex[3]);
ALU Control a2 (aluc, ex[2:1], imme[5:0]);
mux 4 1 32bit
m6(alu1, data1, aluout wb, aluout mem, memout wb, fa);
mux 4 1 32bit
m7(data2 out, data2, aluout wb, aluout mem, memout wb, fb);
mux 2 1 32bit m8(alu2,data2 out,imme,ex[0]);
ALU a3(aluout, alu1, alu2, aluc);
endmodule
module IF(pc in,pc out,instruction out);
```

```
input [31:0] pc in;
output [31:0] pc out, instruction out;
reg [31:0] pc out;
initial
  pc out=32'b0;
InstructionMem im(pc in,instruction out);
always @(pc in)
   pc out=pc in+32'b100;
endmodule
module
mem(memsrc,addr,regout,memout wb,memout mem,memread,
memwrite, clk);
input memsrc, memread, memwrite, clk;
input [31:0] regout, memout wb, addr;
output [31:0] memout mem;
wire [31:0] write data;
mux 2 1_32bit m9(write_data,regout,memout_wb,memsrc);
DataMem dm (memwrite, memread, write data, addr, memout mem,
clk);
endmodule
module shift2(in,out);
input [31:0] in;
output [31:0] out;
reg [31:0] out;
initial
   out=32'b0;
always @(in)
  out=in*4;
endmodule
module signextension(imme,imme_out);
input [15:0] imme;
output [31:0] imme out;
```

```
reg [31:0] imme out;
initial begin
  imme out=32'b0;
always @(imme)
  imme out={{16{imme[15]}}, imme[15:0]};
endmodule
module DataMem(MemWrite, MemRead, WriteData, ALU address,
ReadData, clk);
    input MemWrite, MemRead, clk;
    input [31:0] WriteData, ALU address;
    output [31:0] ReadData;
    reg [31:0] DataMemory [31:0];
    wire [31:0] i;
    assign i = ALU address >> 2;
    initial begin
       DataMemory[0]=32'b0;
       DataMemory[1]=32'b0;
       DataMemory[2]=32'b0;
       DataMemory[3]=32'b0;
       DataMemory [4] = 32'b0;
       DataMemory[5]=32'b0;
       DataMemory[6]=32'b0;
       DataMemory[7]=32'b0;
       DataMemory[8]=32'b0;
       DataMemory[9]=32'b0;
       DataMemory[10] = 32 'b0;
       DataMemory[11] = 32 'b0;
       DataMemory[12] = 32 'b0;
       DataMemory[13] = 32 'b0;
       DataMemory[14] = 32 'b0;
       DataMemory[15] = 32 'b0;
       DataMemory[16] = 32 'b0;
       DataMemory[17] = 32 'b0;
       DataMemory[18] = 32 'b0;
       DataMemory[19] = 32 'b0;
       DataMemory[20] = 32 'b0;
       DataMemory[21] = 32 'b0;
       DataMemory[22] = 32 'b0;
       DataMemory[23] = 32 'b0;
       DataMemory[24] = 32 'b0;
       DataMemory[25] = 32 'b0;
       DataMemory[26] = 32 'b0;
```

```
DataMemory[27] = 32 'b0;
       DataMemory[28] = 32 'b0;
       DataMemory[29] = 32 'b0;
       DataMemory[30] = 32 'b0;
       DataMemory[31] = 32 'b0;
    end
    always@(posedge clk) begin
        if (MemWrite==1'b1) DataMemory[i] = WriteData;
        else DataMemory[i] = DataMemory[i];
    end
    assign ReadData = (MemRead==1'b1)? DataMemory[i]:32'b0;
endmodule
module Mux PC(Branch, Jump, pc next, BrAdd, JAdd, out);
    input Branch, Jump;
    input [31:0] pc next, BrAdd, JAdd;
    output reg [31:0] out;
    always @(Branch, Jump, pc next) begin
        if (Branch)
            out <= BrAdd;
        else if (Jump)
            out <= JAdd;
        else
            out <= pc next;
    end
endmodule
module IFID(write, flush, PC, instruction, PC out,
instruction out,clk);
  input write, flush, clk;
  input [31:0] PC, instruction;
  output [31:0] PC out, instruction out;
  reg [31:0] PC out, instruction out;
  initial
  begin
    PC out=32'b0;
    instruction out=32'b0;
  end
  always @(posedge clk) begin
```

```
if ({flush, write} == 2'b11)
       instruction out=32'b0;
    else if ({flush, write}==2'b01)
       instruction out=instruction;
    if (write==1)
       PC out=PC;
  end
endmodule
module EX MEM(MemReadEX, MemtoRegEX, MemWriteEX, RegWriteEX,
ALUResultEX, MuxForwardEX, RegDstEX, MemReadMEM,
MemtoRegMEM,
MemWriteMEM, RegWriteMEM, ALUResultMEM, MuxForwardMEM,
RegDstMEM,clk);
    input MemReadEX, MemtoRegEX, MemWriteEX,
RegWriteEX, clk;
    input [31:0] ALUResultEX, MuxForwardEX;
    input [4:0] RegDstEX;
    output reg MemReadMEM, MemtoRegMEM, MemWriteMEM,
RegWriteMEM;
    output reg [31:0] ALUResultMEM, MuxForwardMEM;
    output reg [4:0]RegDstMEM;
    initial begin
        MemReadMEM<=1'b0;</pre>
        MemtoRegMEM<=1'b0;</pre>
        MemWriteMEM<=1'b0;</pre>
        ReqWriteMEM<=1'b0;</pre>
    end
    always @(posedge clk) begin
        MemReadMEM<=MemReadEX;</pre>
        MemtoRegMEM<=MemtoRegEX;</pre>
        MemWriteMEM<=MemWriteEX;</pre>
        RegWriteMEM<=RegWriteEX;</pre>
        ALUResultMEM<=ALUResultEX;
        MuxForwardMEM<=MuxForwardEX;
        ReqDstMEM<=ReqDstEX;</pre>
    end
endmodule
module MEM WB (MemtoRegMEM, RegWriteMEM, ReadDataMEM,
ALUResultMEM, RegDstMEM, MemtoRegWB, RegWriteWB, ReadDataWB,
ALUResultWB, RegDstWB,MemReadMem,MemReadWB,clk);
    input MemtoRegMEM, RegWriteMEM, MemReadMem, clk;
    input [31:0] ReadDataMEM, ALUResultMEM;
```

```
input [4:0] RegDstMEM;
    output reg MemtoRegWB, RegWriteWB, MemReadWB;
    output reg [31:0] ReadDataWB, ALUResultWB;
    output reg [4:0] RegDstWB;
    initial begin
    MemtoRegWB<=1'b0;</pre>
    ReqWriteWB<=1'b0;</pre>
    end
    always @(posedge clk) begin
        MemtoReqWB<=MemtoReqMEM;</pre>
        ReqWriteWB<=RegWriteMEM;</pre>
        ReadDataWB<=ReadDataMEM;</pre>
        ALUResultWB<=ALUResultMEM;
        ReqDstWB<=ReqDstMEM;</pre>
        MemReadWB<=MemReadMem;</pre>
    end
endmodule
module mux_2_1_32bit(out,i0,i1,sel);
  input sel;
  input [31:0] i0, i1;
  output [31:0] out;
  reg [31:0] out;
  always @(i0,i1,sel)
  begin
    case (sel)
      1'b0:out=i0;
      1'b1:out=i1;
      default out=0;
    endcase
 end
endmodule
module mux 4 1 32bit(out,i0,i1,i2,i3,sel);
  input [31:0] i0, i1, i2, i3;
  input [1:0] sel;
  output [31:0] out;
  reg [31:0] out;
  always @(i0,i1,i2,sel,i3)
  begin
    case (sel)
```

```
2'b00:out=i0;
      2'b01:out=i1;
      2'b10:out=i2;
      2'b11:out=i3;
      default:out=0;
    endcase
  end
endmodule
module mux 2 1 5bit(out,i0,i1,sel);
  input sel;
  input [4:0] i0,i1;
  output [4:0] out;
  reg [4:0] out;
  always @(i0,i1,sel)
  begin
    case (sel)
      1'b0:out=i0;
      1'b1:out=i1;
      default out=0;
    endcase
 end
endmodule
module if flush(jump,beq,bne,equal,flush,branch,bubble);
input jump, beq, bne, equal, bubble;
output flush, branch;
reg flush, branch;
initial
   begin
      flush=0;
      branch=0;
   end
always @(jump,beq,bne,equal,bubble)
begin
  case ({jump,beq,bne,equal,bubble})
    5'b10000:begin flush=1;branch=0;end
    5'b10010:begin flush=1;branch=0;end
    5'b01010:begin flush=1;branch=1;end
    5'b00100:begin flush=1;branch=1;end
```

```
default:begin flush=0;branch=0;end
  endcase
end
endmodule
module lwsw(memsrc,wb rt,mem rt,wb memread,mem memwrite);
input wb memread, mem memwrite;
input [4:0] wb rt, mem rt;
output memsrc;
req memsrc;
initial
  memsrc=0;
always @(wb rt,mem rt,wb memread,mem memwrite)
({wb rt,wb memread,mem memwrite}=={mem rt,1'b1,1'b1})
      memsrc=1;
endmodule
module equal(a,b,out);
input [31:0] a,b;
output out;
reg out;
always @(a,b)
  out=a==b;
endmodule
```

Appendix B Full Textual Result

B.1 Full textual result for single cycle processor

Time: $10000, \ CLK = 1, \ PC = 0x000000000$ $[\$s0] = 0x00000000, \ [\$s1] = 0x00000000, \ [\$s2] = 0x000000000$ $[\$s3] = 0x00000000, \ [\$s4] = 0x00000000, \ [\$s5] = 0x00000000$ $[\$s6] = 0x00000000, \ [\$s7] = 0x00000000, \ [\$t0] = 0x00000000$ $[\$t1] = 0x00000000, \ [\$t2] = 0x00000000, \ [\$t3] = 0x00000000$ $[\$t4] = 0x00000000, \ [\$t5] = 0x00000000, \ [\$t6] = 0x00000000$ $[\$t7] = 0x00000000, \ [\$t8] = 0x00000000, \ [\$t9] = 0x000000000$

```
Time:
                       20000, CLK = 2, PC = 0 \times 000000004
[\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0 \times 00000000, [\$s7] = 0 \times 00000000, [\$t0] = 0 \times 00000020
[\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       30000, CLK = 3, PC = 0 \times 000000008
Time:
[\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       40000, CLK = 4, PC = 0 \times 00000000c
Time:
[\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0 \times 00000000, [\$t8] = 0 \times 00000000, [\$t9] = 0 \times 00000000
                       50000, CLK = 5, PC = 0 \times 00000010
[\$s0] = 0 \times 000000037, [\$s1] = 0 \times 00000000, [\$s2] = 0 \times 00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       60000, CLK = 6, PC = 0 \times 00000014
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0 \times 00000000, \ [\$s4] = 0 \times 00000000, \ [\$s5] = 0 \times 00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                      70000, CLK =
                                       7, PC = 0 \times 00000018
[\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       80000, CLK = 8, PC = 0 \times 0000001c
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x00000000
```

```
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0 \times 00000000, [\$t8] = 0 \times 00000000, [\$t9] = 0 \times 00000000
Time:
                       90000, CLK = 9, PC = 0 \times 00000020
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
[\$s3] = 0 \times 000000000, [\$s4] = 0 \times 000000000, [\$s5] = 0 \times 000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                      100000, CLK = 10, PC = 0 \times 000000024
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                      110000, CLK = 11, PC = 0 \times 00000028
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xffffffe9
[\$s3] = 0 \times 000000000, [\$s4] = 0 \times 000000000, [\$s5] = 0 \times 000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                      120000, CLK = 12, PC = 0 \times 00000002c
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0 \times 00000000, [\$s7] = 0 \times 00000000, [\$t0] = 0 \times 00000020
[\$t1] = 0 \times 00000037, [\$t2] = 0 \times 00000000, [\$t3] = 0 \times 00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                      130000, CLK = 13, PC = 0 \times 00000030
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0 \times 000000000, [\$s7] = 0 \times 00000000, [\$t0] = 0 \times 000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                      140000, CLK = 14, PC = 0 \times 00000034
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
```

```
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                      150000, CLK = 15, PC = 0 \times 00000038
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0 \times 00000037, [\$t2] = 0 \times 00000000, [\$t3] = 0 \times 00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       160000, CLK = 16, PC = 0 \times 0000003c
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0 \times 000000020, [\$s4] = 0 \times 000000001, [\$s5] = 0 \times 000000000
[\$s6] = 0 \times 00000000, [\$s7] = 0 \times 00000000, [\$t0] = 0 \times 00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       170000, CLK = 17, PC = 0 \times 000000040
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
[\$s6] = 0 \times 00000000, [\$s7] = 0 \times 00000000, [\$t0] = 0 \times 00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       180000, CLK = 18, PC = 0 \times 00000044
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0 \times 000000020, [\$s4] = 0 \times 000000001, [\$s5] = 0 \times 000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0 \times 00000000, [\$t5] = 0 \times 00000000, [\$t6] = 0 \times 00000000
[\$t7] = 0 \times 00000000, [\$t8] = 0 \times 00000000, [\$t9] = 0 \times 00000000
Time:
                      190000, CLK = 19, PC = 0 \times 00000038
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
[\$s6] = 0 \times 00000000, [\$s7] = 0 \times 00000000, [\$t0] = 0 \times 00000020
[\$t1] = 0 \times 00000037, [\$t2] = 0 \times 00000000, [\$t3] = 0 \times 00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                       200000, CLK = 20, PC = 0 \times 0000003c
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
```

=====

B.2 Full textual result for pipeline processor

```
0, CLK= 0, PC=0000000
Time:
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000000
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                        50, CLK= 1, PC=0000004
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000000
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                       150, CLK= 2, PC=0000008
Time:
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000000
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                       250, CLK= 3, PC=000000c
Time:
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000,[$s7]=00000000,[$t0]=00000000
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                       350, CLK= 4, PC=0000010
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
```

```
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000000, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                       450, CLK= 5, PC=0000014
[$s0]=00000000, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                       550, CLK= 6, PC=0000018
Time:
[$s0]=00000020, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                       650, CLK= 7, PC=000001c
[$s0]=00000037, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                       750, CLK= 8, PC=0000020
Time:
[$s0]=00000037,[$s1]=00000000,[$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                       850, CLK= 9, PC=0000024
[$s0]=00000037, [$s1]=00000000, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                       950, CLK=10, PC=0000024
[$s0]=00000037, [$s1]=00000057, [$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
```

```
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      1050, CLK=11, PC=00000028
[$s0]=00000037, [$s1]=00000057, [$s2]=ffffffe9
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      1150, CLK=12, PC=0000002c
Time:
[$s0]=00000037, [$s1]=00000057, [$s2]=ffffffe9
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      1250, CLK=13, PC=0000002c
[$s0]=00000037, [$s1]=00000057, [$s2]=ffffffe9
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      1350, CLK=14, PC=0000030
Time:
[$s0]=00000037,[$s1]=00000037,[$s2]=ffffffe9
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                      1450, CLK=15, PC=00000034
[$s0]=00000037,[$s1]=00000037,[$s2]=ffffffe9
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                      1550, CLK=16, PC=0000038
[$s0]=00000037,[$s1]=00000037,[$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
```

```
Time:
                      1650, CLK=17, PC=0000038
[$s0]=00000037,[$s1]=00000037,[$s2]=00000000
[$s3]=00000000, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                      1750, CLK=18, PC=0000038
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
[$s3]=00000020, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      1850, CLK=19, PC=000003c
Time:
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
[$s3]=00000020, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                      1950, CLK=20, PC=0000040
[$s0]=00000037,[$s1]=00000037,[$s2]=00000000
[$s3]=00000020, [$s4]=00000000, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      2050, CLK=21, PC=0000040
Time:
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
[$s3]=00000020,[$s4]=00000000,[$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      2150, CLK=22, PC=0000044
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
[$s3]=00000020, [$s4]=00000001, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      2250, CLK=23, PC=0000048
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
```

```
[$s3]=00000020, [$s4]=00000001, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
Time:
                      2350, CLK=24, PC=0000038
[$s0]=00000037, [$s1]=00000037, [$s2]=00000000
[$s3]=00000020, [$s4]=00000001, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      2450, CLK=25, PC=000003c
[$s0]=00000037, [$s1]=00000037, [$s2]=00000037
[$s3]=00000020,[$s4]=00000001,[$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      2550, CLK=26, PC=0000040
Time:
[$s0]=00000037, [$s1]=00000037, [$s2]=00000037
[$s3]=00000020, [$s4]=00000001, [$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037, [$t2]=00000000, [$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
                      2650, CLK=27, PC=0000040
[$s0]=00000037, [$s1]=00000037, [$s2]=00000037
[$s3]=00000020,[$s4]=00000001,[$s5]=00000000
[$s6]=00000000, [$s7]=00000000, [$t0]=00000020
[$t1]=00000037,[$t2]=00000000,[$t3]=00000000
[$t4]=00000000, [$t5]=00000000, [$t6]=00000000
[$t7]=00000000, [$t8]=00000000, [$t9]=00000000
```