


## Microprocessor - Mouse

Then start to try to achieve mouse function with microprocessor. First to draw a block diagram of FPGA-based system for mouse. The microprocessor will be the master of an 8-bit bus to which various module will be connected.



The function of this project is the same as the last project. However, in the last project, all different submodules connected directly, and the data flow from modules to modules.

But in the microprocessor, the whole system is controlled by microprocessor. When a data flow from one module to another, the data writes into ROM RAM (data memory) first, and the data writes to the display module. The whole process is controlled by the instructions in the ROM.

The memory mapping of different peripherals is shown below.

Peripheral	Base Address	High Address
IR Transmitter	0x90	0x9D
Mouse	0xA0	0xA2
VGA	0xB0	0xB2
LEDs	0xC0	0xD0
SevenSeg	0x10	0x11
Timer	0xF0	0xF3
Data Memory	0x00	0x7F

The first step is to create a top wrapper and wrap different submodels: Processor, Mouse Driver, Seven Seg, TIMER, RAM, ROM, LED.

In each submodel, I have to judge if the bus address is in the range of each model. If the data is in the working range of a model

In the block of SevenSeg Display. We wanna display two 8-bit information together. However, the bus line is only 8-bit. Therefore, the SevenSeg Display has two bus address.

I assign base address of sevenSeg Display to 12x and high address for 12x

always (posedge CLK) begin  
if (RESET) begin

DecCountAndPOT0 <= 5'h0;

DecCountAndPOT2 <= 5'h0;

DecCountAndPOT3 <= 5'h0;

end else begin

if (CBUS\_ADDR == SevenSegBaseAddr) && Bus\_WENhigh

DecCountAndPOT0 <= 5'h0, Bus\_DATA[3:0] =

DecCountAndPOT2 <= 5'h0, Bus\_DATA[7:4] =

DecCountAndPOT3 <= 5'h0, Bus\_DATA[3:0] =

DecCountAndPOT3 <= 5'h0, Bus\_DATA[7:4] =

end

end

It is the same for LED peripheral. I only wanna to display 4-bit byte status, therefore 8-bit bus line is enough. The base address and high address is the same for LEDs module.

always (posedge CLK) begin  
if (RESET)  
LEDs <= 4'h0;

else if (CBUS\_ADDR == LEDBaseAddr) && Bus\_WENhigh

LEDs <= Bus\_DATA[3:0];

end

For the Mouse Driver Module, I wanna output three 8-bit data to the bus data line. However, the bus data line is only 8-bit. Therefore I have to use three bus address for Mouse.

```
0xA0 Mouse Status Byte
0xA1 Mouse X byte
0xA2 Mouse Y byte
```

The code is as following:

```
always (posedge CLK) begin
    if (CBUS_ADDR == MouseBaseAddr || CBUS_ADDR == (MouseBaseAddr + 8'h02)))
        BusADR = (TransmitMouseValue & 1'b1);
    else
        TransmitMouseValue = (TransmitMouseValue)? MouseOut:0;
end
```

```
assign BUS_RXDATA = (TransmitMouseValue)? MouseOut:0; //The
//bus receiver model to the top wrapper when the interrupt
//request is received by the microprocessor, the current
//program execution is suspended after the execution
//of the current instruction.
```


```
reg Interrupt;
always (posedge CLK) begin
    if (RESET)
        Interrupt = 1'b0;
    else if (SendInterrupt)
        Interrupt = 1'b1;
    else if (CBUS_INTERRUPT_ACK)
        Interrupt = 1'b0;
end
```

```
end
```


```
end
```

The Bus-DATA line is an inout line. Therefore, I have to deal with interrupt timer output value. The Bus-DATA is in output mode when the bus address is in the working range of Mouse. It is high impedance when it is input mode.


Then we have to deal with Microprocessor part. The state of Microprocessor is to fetch the instructions in the ROM and control the bus addreses to control the whole system. The state diagram of processor is:




The Pipeline for the structure is:



The state diagram for READ\_FROM\_MEM\_TO\_A:



WRITE\_TO\_MEM\_FROM\_A



The code is:

```

IF_A_EQUALITY_B_GOTO_0:
begin
  NextState = GOTO_0;
  NextProgCounter = CurProgCounter + 1;
end
else begin
  NextState = IF_A_EQUALITY_B_GOTO_1;
  NextProgCounter = CurProgCounter + 2;
end
  
```

end

Wait state for new prog address to settle

```

IF_A_EQUALITY_B_GOTO_1:
begin
  NextState = CHOOSE_OP;
  NextProgCounter = CurProgCounter + 2;
end
  
```

end

Wait state for new prog address to settle

```

IF_B_EQUALITY_A_GOTO_0:
begin
  NextState = CHOOSE_OP;
  NextProgCounter = CurProgCounter + 2;
end
  
```

end


Wait state for new prog address to settle

```

IF_B_EQUALITY_A_GOTO_1:
begin
  NextState = CHOOSE_OP;
  NextProgCounter = CurProgCounter + 2;
end
  
```

end

Then 2. design the state diagram for InEquality:



Then 2. design the state diagram for InEquality:



GOTO: branch the to address ADDR, which means load program pointer with ADDR

GOTO-0

GOTO-1

GOTO-2

JProgCounter = ProgMemoryOut

GOTO-3

CHOOSE-OPP

GOTO-4

The code is:

GOTO\_0: begin // give the far address to be read

Next\_State = GOTO\_1;

end

GOTO\_1: begin

Next\_State = GOTO\_2;

Next\_ProgramCounter = ProgMemoryOut;

end

Wait state: for new program address to settle

GOTO\_2: begin

Next\_State = CHOOSE\_OPPO;

end

GOTO\_IDLE: begin

Next\_State = ZPLK;

end

FUNCTION\_CALL\_APPR: Branch to memory address APPR.

Save the next program address to execute from after returning from the function (program context).

FUNCTION\_START

JProgCounter + 1  
ProgMemoryOut

GOTO\_0

FUNCTION\_START: begin

NextState = GOTO\_0;

NextProgContext = CurrentProgCounter + 1;

NextProgCounter = ProgMemoryOut;

end

RETURN: Returns from a function call back program context to the program counter for next instruction execution.

RETURN

JProgCounter = ProgContext

CHOOSE\_OPPO

RETURN: begin

NextState = CHOOSE\_OPPO;

NextProgCounter = CurrentProgContext;

end

REFERENCE A: Read Memory address given by the value of register A and set the result as the new register. value  $A \leftarrow [A]$

### DE\_REFERENCE\_A

```
BusAddr = RegA  
RegSelect = 1'b0
```

### DE\_REFERENCE\_0

```
ProgCounter + 1
```

### READ\_FROM\_MEM - 2

DE\_REFERENCE\_A: begin

```
NextState = DE_REFERENCE_0;
```

```
NextBusAddr = CurRegA;
```

```
NextRegSelect = 1'b0;
```

```
end
```

DE\_REFERENCE\_B: begin

```
NextState = DE_REFERENCE_0;
```

```
NextBusAddr = CurRegB;
```

```
NextRegSelect = 1'b1;
```

```
end
```

DE\_REFERENCE\_0: begin

```
NextState = READ_FROM_MEM - 2;
```

```
NextProgCounter = CurProgCounter + 1;
```

```
end
```

Then to finish ROM to control the whole system.

The steps for the system is:

1. First, read mouse status into register A
2. Show Display mouse status into LCD
3. Read Mouse X coordinate into register A
4. Read Mouse Y coordinate into register B
5. Write Mouse X coordinate into 7-Seg
6. Write Mouse Y coordinate into 7-Seg

Therefore, the ROM should be

00 // Read from memory to register A

01 // The memory is Mouse Status

02 // Write register A to memory

03 // The memory address is 1'b1

04 // Read from memory to register B

05 // The memory address is Mouse Y

06 // Write register A to memory

07 // The memory address is first and second 7-Seg

08 // Write register B to memory

09 // The memory address is third and fourth 7-Seg

Simulation: All the internal clock period set as 10ns, the same as 10MHz internal clock in FPGA

initial begin

CLK = 0;

forever #T CLK = ~CLK;

end

To simulate LED interface, I have to set the bus address as the LED base address, and increase the value to simulate the LED display.

initial begin

RESET = 0;

BUS\_APDDR = 8'h00;

BUS\_DATA = 8'h00;

#10 RESET = 1;

#10 RESET = 0;

BUS\_ADDR = 8'h00;



#50 BUS\_DATA = 8'h11;

#50 BUS\_DATA = 8'h22;

#50 BUS\_DATA = 8'h33;

#50 BUS\_DATA = 8'h44;

end



To simulate the seven segment peripheral, take as Segregate into two bus address. I have to set bus address alternatively as D0 and D1, and set data on them. The bus write enable signal should always be 1.

initial begin

BUS\_WE = 1'b1;

end

initial begin

#10 RESET = 1;

#10 RESET = 0;

#50 BUS\_APDDR = 8'h00;

BUS\_DATA = 8'h22;

#50 BUS\_ADDR = 8'h11;

BUS\_DATA = 8'h33;

#50 BUS\_ADDR = 8'h01;

BUS\_DATA = 8'h44;

end

To simulate the MicroProcessor, I have to initialize the processor model, ROM model and RAM model. And to test the function of interrupt signal, I set interrupt signal up '01' after 500ns.

initial begin

```
RESET = 0;
```

```
BUS_INTERRUPTS_RAISE = 2'b00;
```

end

forever #10 BUS\_ADDR <= BUS\_ADDR + 2'h01,

To simulate ROM, I just need to increase Bus-ADDR periodically to extract data from instruction memory.

initial begin

BUS\_ADDR = 8'h00;

```
#10 RESET = 1;
#10 RESET = 0;
#500;
#10 RESET = 1;
#10 RESET = 0;
#10 BUS_INTERRUPTS_RAISE = 2'b01;
#10 BUS_INTERRUPTS_RAISE = 2'b00;
```

end

To simulate RAM, I the same as ROM, I need to increase Bus-ADDR periodically to extract data from data memory. And to test the write/read function, I set the write enable signal as 1 periodically.

initial begin



BUS\_ADDR = 8'h00;

forever #10 BUS\_ADDR <= BUS\_ADDR + 8'h01;


BUS\_W<sub>E</sub> = 0;

forever #10 BUS\_W<sub>E</sub> <= ~BUS\_W<sub>E</sub>;

end



Finally, use `ila` to test the function of mouse driver. Because if use simulation to simulate the mouse driver, there will be error report of 'multi-driver' and I don't know how to solve the problem.



After generate the bitstream, to the copy it to the FPGA. The FPGA works well.