




# Positive / Negative Supply



## Part Browser Advanced

Part Name:

VPWL

Description:

Piecewise linear voltage source

## Part Browser Advanced

Part Name:

uA741

Description:

5-connection opamp subcircuit

Description Search


Create New Part

Se...

Library


C:\Program Files\OrCAD\_Demo\PSpic




uA741  
UNKNOWN  
VAC  
VDC  
VECTOR  
VEXP  
VIEWPOINT  
VLOT1  
VLOT2  
VPRINT1  
VPRINT2  
VPULSE  
VPWL  
VPWL\_ENH  
VPWL\_F\_RE\_FORE




Analysis Tools Markers Window Help

- Mark Voltage/Level Ctrl+M
- Mark Voltage Differential
- Mark Current into Pin
- Mark Advanced...
- Clear All
- Show All
- Show Selected












Simulate and mark the saturation voltage level of Vout and voltage level of Vin at the beginning of saturation.

- Vout become saturated on positive side at .....<sup>1</sup> V when Vin is (greater/less) than .....<sup>2</sup> V
- Vout become saturated on negative side at .....<sup>3</sup> V when Vin is (greater/less) than .....<sup>4</sup> V
- When Vout is not saturated, the voltage difference between input terminals of op-amp,  $V_{23}$  = .....
- When Vout is saturated, the voltage difference between input terminals of op-amp,  $V_{23}$  = .....

| time | signature |
|------|-----------|
|      |           |











Change  $V_{in}$  to  $V_{SIN}$  by setting  $V_{OFF} = 0$ ,  $V_{AMPL} = 0.5V$  and  $FREQ = 1kHz$ .



Do the Transient Analysis with the former parameters and Simulate.

Voltage gain  $A_v = V_{out}/V_{in} = \dots\dots\dots V/V$ , phase difference =  $\dots\dots\dots$  degree









### Add Traces

Simulation Output Variables

V(RL

V(\$N\_0001)  
V(\$N\_0002)  
V(\$N\_0003)  
V(+VCC)  
V(-VEE)  
V(0)  
V(R1:1)  
V(R1:2)  
V(Rf:1)  
V(Rf:2)  
V(RL:1)  
V(RL:2)  
V(U1:~)  
V(U1:~)  
V(U1:OUT)  
V(U1:V~)  
V(U1:V~)  
V(V1:~)  
V(V1:~)  
V(V2:~)  
V(V2:~)  
V(Vin:~)  
V(Vin:~)  
V(X\_U1.10)

☒ Analog

☐ Digital

☒ Voltages

☒ Currents

☐ Noise (V~/Hz)

☒ Alias Names

☒ Subcircuit Nodes

143 variables listed

Full List

Functions or Macros

Analog Operators and Functions


#  
0  
\*  
+  
-  
/  
@  
ABS()  
ARCTAN()  
ATAN()  
AVG()  
AVGX(. )  
COS()  
D()  
DB()  
ENVMAX(. )  
ENVMIN(. )  
EXP()  
G()  
IMG()  
LOG()  
LOG10()  
M()  
MAX()

Trace Expression: V(RL:2)


OK

Cancel


Help





# Op-amp board



marker





1





Op-Amp 741

# How to build +5V/- 5V supply






# Connect supply voltages




Gnd




## Section 1. Op-Amp in Open Loop condition




Use oscilloscope (DC mode)  
measure  $V_{in}$  with CH1  
 $V_{out}$  with CH2







Use oscilloscope (DC mode)  
measure  $V_{in}$  with CH1  
 $V_{out}$  with CH2





## Section 2. Op-Amp in Closed Loop condition





$V_{in}$  is floating,  $V_{out} = \dots\dots\dots$  V

$V_{in}$  is connected to GND,  $V_{out} = \dots\dots\dots$  V

### 2.3 Build a circuit as Fig. 2b

applying 1kHz 400 mVp-p sine wave



applying 1kHz 400 mVp-p sine wave



### Section 3. Inverting Amplifier

applying 1kHz 400 mVp-p sine wave






Fig.3a



applying 1kHz 400 mVp-p sine wave

### 3.3 Determine $R_{in}$ of amplifier in Fig. 3a




- Measure  $V_{in}$ ,  $V'_{in} = \dots\dots\dots$  Vp-p which is  $\dots\dots\dots$  times of the former  $V_{in}$ .
- Measure  $V_{out}$ ,  $V'_{out} = \dots\dots\dots$  Vp-p which is  $\dots\dots\dots$  times of the former  $V_{out}$ .

$$R_{in} = \left( \frac{V'_{in}}{V_{in} - V'_{in}} \right) R_x \quad \dots\dots\dots (1)$$

$R_{in}$  of the amplifier is  $\dots\dots\dots$  k $\Omega$

## Section 4. Noninverting Amplifier



$$A_v = \frac{V_{out,p-p}}{V_{in,p-p}} = \text{..... V/V}$$

$V_{out}$  and  $V_{in}$  is.....degree

4.3 - Repeat section 4.1 but change input amplitude to 6 Vp-p

and sketch waveform of  $V_{in}$ ,  $V_{out}$ , signal at pin 2 and pin 3 in Fig.4.1.

- When  $V_{in} > \dots\dots\dots V$ ,  $V_{out}$  become saturated at voltage level  $\dots\dots\dots V$

When  $V_{in} < \dots\dots\dots V$ ,  $V_{out}$  become saturated at voltage level  $\dots\dots\dots V$


- As  $V_{out}$  is not saturated, the signal at pin 2 and 3 are (the same, different)  $\dots\dots\dots$

and the voltage gain  $A_v = \dots\dots\dots$

- As  $V_{out}$  is saturated, the signal at pin 2 and 3 are (the same, different)  $\dots\dots\dots$

and the potential of pin 2 is related to  $V_{out}$ ,  $V_{in}$ ,  $R_1$ ,  $R_f$  with equation of


$\dots\dots\dots$



**Fig. 4.1**



4.4 Find  $R_{in}$  of amplifier circuit in Fig.4a



- Use an oscilloscope measure  $V_{in}$  ;  $V'_i = \dots\dots\dots$  Vp-p which is.....times o former  $V_{in}$  .
- Measure  $V_{out}$  ;  $V'_o = \dots\dots\dots$  Vp-p which is.....times of former  $V_{out}$  .


- Then  $R_{in}$  of the circuit is .....  $\Omega$

$$R_{in} = \left( \frac{V_{in}}{V_{in} - V'_i} \right) R_x \quad \dots\dots\dots (1)$$

4.5 Calculate  $R_{in}$  of Noninverting Amp. in Fig.4a.

$$R_{in} = \frac{V_{in}}{i_{b+}} \cong \dots\dots\dots \Omega$$

## Section 5. Unity-Gain Follower (Buffer)



Voltage gain,  $A_v = \frac{V_{out,p-p}}{V_{in,p-p}} = \text{---} = \text{.....}$



Phase difference of  $V_{out}$  and  $V_{in}$  is .....degree

## Section 6. Study Slew Rate (SR) of OpAmp

6.1 - Build a circuit as shown in Fig.5 with 1kHz ,1 Vp-p square-wave as input signal.

- Use an oscilloscope (DC mode) measure  $V_{in}$  and  $V_{out}$  . Sketch results on Fig.6.1

(Remark: Scale time/div should be adjusted in  $\mu$ s level to see the obvious result.)



**Fig. 6.1**