# Lab 8: Pipeline CPU Design

# Objective:

The objective of this lab was to design a dual speed-power mode Pipelined processor called EDU16. Additionally demonstrate the throughput of the Pipeline vs Non-Pipeline Design.

# **Design Process:**

The CPU was designed with 5 pipeline stages: Fetch, Decode and Read, Execute, and Write Back. Along with these 5 stages the CPU contains a datapath that encomponses the Finite State Machines for each of the pipeline stages, ALU, Register File, Memory System, and Inter-State Registers (IR and PC registers to pass instruction and PC down to next stage, MAR and MDR). We started off with the following CPU design provided and enhanced it perform design a better and more efficient Datapath.




Figure 1: Pipeline Design Provided






Figure 2: Datapath Redesigned + Registers

The Re-Designed datapath consists of a Control Unit that holds all the FSMs the different stages of Pipeline. There are also 4 registers what are shared by the entire CPU(PC, MAR, MDR, and IR). IR and PC registers shown in the picture hold the most recent information about CPU process while MDR and MAR are memory data and memory address registers used to Load and Store instruction and data from the Memory System. The following pictures show how the MAR, PC, IR, and MDR registers were designed and how they are controlled.








Below is some detailed description of the different components of redesigned Datapath provided above.


# 1. Register File:

Register File holds 16 registers (R0 - R15) with R0 holding the PC value for incrementing and updating the PC counter while R1-R15 are used for data storage. A 16-bit 2x1 MUX is used to load data into the Register File that takes in the Write Bus(coming from the ALU) and MDR Bus(carrying data from Memory to MDR to Register File). Additionally there are 4 more registers used on the outside of a Register File to control what data goes to ALU (REG A/B) and MDR (REG C, AUX) when can that data be sent to the respective component using a control signal.



### 2. ALU:

The ALU contains 4 types of FUs -- Fast Adder (CLA), Slow Adder (RCA), Fast Multiplier (Array Mult) and Slow Multiplier (Booth Mult). Having 4 FUs ranging from fast to slow allows us to operate the CPU in Fast-High Power and Slow-Low Power modes. When Using Fast-High Power mode only Fast Adder and Multipliers are used for all the Operations going to ALU (CLA and Array Mult) and similarly when running in Slow-Low Power mode only Slow Adder and Multiplier is used (RCA



and Booth). Additionally there is the ALU is also capable of setting Flags for Compare operations (>, <, =, negative, and zero check). These Flags are used when performing Branch instructions.

#### 3. Control Unit:

The Control Unit holds all the Finite State Machines for the Pipeline stages (Master, Memory, Fetch, Decode, Execute, and Write Back). A detailed design connections are provided in the picture below followed by a detailed FSM design for each of the Stages/Units required for Pipelining CPU.






Figure: Control Unit Top Level View + FSM Controls+ Inter-Unit Regs

### **Master Control unit**



**Figure: Master Control Unit** 



**Figure: Memory Unit** 




Figure: Fetch Unit





Figure: Decode and Read Unit



**Figure: Execute Unit** 




Figure: Write Back Unit

#### **Test and Simulation:**

#### Minimum Possible Clock Period:

Minimum Possible clock Period for our Machine was close to <u>50ps</u>. We determine this value by trial and error analysis of the provided program with smaller **t-clk < 100 ps**. The initial assumption was 100ps period because RCA takes about 90ps to finish and we decided give it some extra time. With **100ps we the Matrix Program provided finished in about 40ns or 40,000ps**. However with a period of <u>50ps we were able to finish the program in about 25ns or 25,000ps</u>. The picture below is of the timing diagram of the Matrix-program with a period of 50ps on a Fast-High Power Processor. We can see that the program reaches the end at about 25ns (highlighted inst reg signal)

UUUU

0000

0011

15 ns 25 ns Value 30 ns Name mstr\_rst clk speed write\_mem\_sig read\_mem\_sig data\_bus[15:0] 222222222222222 777777777777777777 address\_bus[15:0] ZZZZZZZZZZZZZZZ 77777777777777 write\_bus[15:0] 777777777777777777 22222222222222 \*(\*\*\*(•)\*\*(•)\*\*(<del>...</del>)\*\* ZZZZZZZZZZZZZZZZZ reg\_file\_wb[15:0] 0000000000000000 0000000000000000 000000000000000000  $\Diamond \Diamond$ 0 0 000000 000000000000001...) inst\_reg[15:0] 11110000000000000 rst flags\_bus[4:0] \$(XXXXXX)\$\\ XXXXX XXXXX XXXXX din[15:0] pc\_ld pc\_sel Dc\_conn 00000000000101101) r\_0[15:0] 0000000000101100 00000000000000000 \*()\*()\*\*(\O) pc\_0[15:0] 00000000000000000 \*()\*\*\*()\* 00000000001011... 0000000000101101 \*()\*\*()\*\*() mar\_conn mar\_en mdr\_conn mdr\_en bus\_sel\_in ir\_en pc\_clk rw\_dcd[6:0] 2222222 ZZZZZZZ ZZZZZZZ r\_a[3:0] UUUU 0011 r\_b[3:0] 1101 UUUU 1101 r\_w[3:0] 0000 0011

UUUU

UUUU

fsd[3:0]

frd[3:0]

ftsd[3:0]

0000

UUUU

0011

Figure: Matrix Program with Clock Period of 50ps

#### Non-Pipeline Delay for Instructions

The Non-Pipelined delay for each Non-HALT instruction is provided in the table below. For non specific instructions such as Add Immediate, Branches, Load and Store we used CLA. The clock period for each of the instruction was 100 ps.

Instruction	Non-Pipeline Delay
ADD_F (CLA)	1 ns
ADD_S (RCA)	1.8 ns
ADD_I (ADD Immediate)	1 ns
MULT_F (Array Mult)	2.5 ns
MULT_S (Booth Mult)	3.5 ns
Jmp (Branch Unconditional)	1.2 ns
BGT (Branch Greater Than)	1.2 ns
BLT (Branch Less Than)	1.2 ns
BEZ (Branch Equal To)	1.2 ns
BZ (Branch Equal to Zero)	1.2 ns
BN (Branch Negative #)	1.2 ns
LD (Load)	1.3 ns
LDi (Load Immediate)	1 ns
STR (Store)	1.4 ns

As we can see from the above table most of the generic instruction that used the same adder (CLA) ended up with about the same time that is approximately 1 ns. The Array Multiplier took about 2.5 ns with 100 ps period while the Booth Multiplier takes approximately 3.5 ns to complete computation and storing into register file. Similarly Load and Store instruction takes just over 1 ns to finish since they will be engaging the ALU and the MDR and/or MAR registers along with the Memory System which has a default delay of about 20 ps. A sample of the Assembly code used to do this testing is provided in the Appendix.

#### Fast-High Power Mode:

Below are couple screenshots of two programs we ran on Fast-High Power Mode(First is Matrix Program provide and second is a custom program we wrote for testing) with CLA and Array Multiplier. The overall delays are also listed under the picture.




Figure: Fast-High Power CPU Design + Matrix Program

Using the Fast-High Power mode with 100 ps clock period we found the Tcc completion time to be about **40 ns or 40,000 ps for Matrix Multiplication Program.** This equated to be about **1 second in real time**.




Figure: Fast-High Power CPU Design + Test Program

The above picture is of the of a custom program we wrote to test each individual instruction (Adds, Multipliers, Branch, Load and Store). This program had about 10 instructions and was able to finish about 10 ns or 10,000 ps. This equated to about 0.5 seconds in real time.

#### **Slow-Low Power Mode:**

Below are the screenshots the same two programs as mentioned above but now running in Slow-Low Power mode with RCA and Booth Multiplier.




Figure: Slow-Low Power CPU Design + Matrix Program

The above picture of the Matrix Program provided. This program in Slow-Low Power mode takes about 46 ns or 46,000 ps to finish from start to end. This equates to about 1.5 seconds in real time. This shows that using RCA and Booth slows down the processor and save power.




Figure: Slow-Low Power CPU Design + Test Program

The above picture is of the Test Program and it takes about 11 ns or 11,000 ps to finish from start to finish which equated to about 0.5 seconds in real time. This shows that the program runs slower and for lower time using RCA and Booth multiplier compare to the results we saw in Fast-High Power mode

# Appendix:

# Sample of Assembly and Machine Program used for Non-Pipeline testing

# **ARRAY MULTIPLIER** in Assembly

MULT\_F R1 R0 R2 #
MULT\_F R2 R0 R3 #
MULT\_F R3 R0 R4 #
MULT\_F R4 R0 R5 #
MULT\_F R5 R0 R6 #
MULT\_F R6 R0 R7 #
MULT\_F R7 R0 R8 #
MULT\_F R8 R0 R9 #
MULT\_F R9 R0 R10 #
MULT\_F R10 R0 R11 #
HALT #

### **ARRAY MULTIPLIER** in Machine

0011011000000111

0011011100001000

0011100000001001 0011100100001010

0011101000001011

11110000000000000

#### Matrix Program Used for Analyzing -- Assembly + Machine

### MATRIX PROGRAM in Assembly

```
LOAD | R10 | 48
ADD F R10 R10 R9
LOAD IR11 0
LOAD IR12 0
LOAD R13 R10 -3
LOAD R14 R10 -2
LOAD R15 R10 -1
                       \#R2 = n * I (FAST)
MUL F R2 R13 R15
ADD_F R11 R10 R2
                       \#R11 = R10 + n*I
                                           (FAST)
ADD F R11 R11 R2
                        \#R11 = R11 + n*I
                                           (FAST)
MUL_S R2 R14 R15
                        \#R2 = m * I \quad (SLOW)
ADD S R12 R11 R2
                        \#R12 = R11 + m*I
                                           (SLOW)
ADD S R12 R12 R2
                        \#R12 = R12 + m*I
                                           (SLOW)
LOAD IR1 0
                        # A[i][k]
LOAD IR2 0
                       #B[k][j] and can be used for storing A[i][k]*B[k][j]
                       #R3: i = 0, the 1st For loop
LOAD_IR3 0
L1: LOAD | R4 0
                       # R4: j = 0, the 2nd For loop
L2: LOAD 1 R5 0
                       # R5: k = 0, the 3nd For loop
L3: MUL_F R7 R3 R15 \# R7 = i * (row size of A)
   ADD F R7 R7 R5
                       \# R7 = R7 + k = i*(row size of A) + k
   ADD F R7 R7 R10 \# R7 = Address of A[i][k] in the Mem[]
                       \# R1 = A[i][k]
   LOAD R1 R7 0
   MUL F R7 R5 R14 \# R7 = k * (row size of B)
   ADD F R7 R7 R4
                       #R7 = k * (row size of B) + j
   ADD F R7 R7 R11 \# R7 = address of B[k][j] in the Mem[]
   LOAD R2 R7 0
                       # R2 = B[k][i]
```

ECE 469: Lab 8

MUL F R2 R1 R2 # R2 = A[i][k] \* B[k][j]# Sum = Sum + A[i][k]\*B[k][j]ADD F R6 R6 R2 ADD\_I R5 R5 1 #R5 = R5 + 1 (k = k+1)COMP R5 R15 # compare R5 and R15 (k and l) BRANCH LT -12 # branch to L3 if R5 < I: offset = 42 - 66 = -24 (byte-addressable)

# compute C[i][j] address

MUL F R7 R3 R14 #R7 = i \* (row size of C)

ADD\_F R7 R7 R4 # R7 = R7 + j = i\*(row size of C) + jADD\_F R7 R7 R12 STORE R6 R7 0 #R7 = Address of C[i][j] in the Mem[]

# R6-> R7 : C[i][j] = Sum

ADD IR4 R4 1 # j = j + 1

COMP R4 R14 # compare R4, R14 --> j index)

# branch to L2 if R4 < m: offset = 38 - 80 = -42 (byte-addressable) BRANCH\_LT -21

ADD 1 R3 R3 1 # i = i + 1

COMP R3 R13 #compare R3 and R13-->i index)

# branch to L1 if R3 < n: offset = 36 - 86 = -50 (byte-addressable) BRANCH\_LT -25

HALT # end program

#### Machine Code for the Matrix Program:

\_\_\_\_\_