

# FSM model for sequential circuits

The mathematical model of a sequential circuit is called *finite-state machine*.

FSM is fully characterized by:


$S$  – Finite set of states ('state' ~ contents of FFs)

$I$  – Finite set of inputs

$O$  – Finite set of outputs

Mapping of  $S \times I$  into  $S$  (Next – state function)

Mapping of  $S \times I$  into  $O$  (Output function)



## *FSM model for clocked networks (Mealy-type)*

FSMs can be represented in **many equivalent forms**:

- Transition (state) table, state diagram, circuit diagram etc.

# **DESIGN WITH ASM CHARTS**

ASM = Algorithmic State Machine

- ~ Flowchart representation of state graph for sequential system
- Advantages of ASM representation (vs. state graph):
  - Easier to understand the operation of a system (by inspecting its ASM chart)
  - Better suitable for describing systems with *many inputs and outputs*
  - Provisions for describing both Mealy and Moore-type systems
  - Easier to implement next-state equations (can read them off directly from ASM chart)

*Limitation:* difficult to perform state reduction.


# ASM NOTATION AND RULES

An ASM chart follows specific conventions and rules. When these rules are followed, the ASM chart is equivalent to a state graph (or transition diagram).

## Three Components used in ASM:

ASM Notation uses 3 types of 'boxes':

- (a) The state is represented by a *state box*, which may contain an *output list* (~Moore outputs)
- (b) *Decision box* implements conditional branches (based on the values of input variables)
- (c) *Conditional output* box (for Mealy outputs)



# ASM BLOCKS


An SM *chart* consists of SM *blocks*

Each block describes FSM operation in a given state.

## ASM Block ~ state

An SM block has one *entrance* and one or more *exit paths*

### Example 1




A path from entrance to exit is called a *link path*

In state  $S_1$ : Outputs  $Z_1 = Z_2 = 1$


If  $X_1 = X_2 = 0$  then  $Z_3 = Z_4 = 1$  and the machine goes to next state via path 1

### Example 2      Equivalent SM blocks



**Note:** The order in which the inputs are tested may affect the complexity of ASM chart

### Example 3





Equivalent SM charts for a combinational network


$$Z_1 = 1 \quad \text{if } A+BC=1 \quad \text{else } Z_1 = 0$$

**Rules** for constructing ‘valid’ SM blocks

- For every *valid combination* of input variables there must be ***exactly one*** exit path (because an exit path must lead to a *single* next state).
- There should be no ***internal*** feedback within an SM block



**Note:** Within a single SM block, several parallel paths can be ‘active’ at the same time (unlike in a flowchart for a program in a serial computer)




**Equivalent Serial Form:**  
 Only one active link path  
 between entrance and exit


**Note:** All of the tests for input variables (within a block) take place *within one clock time*.

## CONVERTING STATE GRAPH INTO ASM

Given the state graph of a sequential machine with a single input ( $X$ ) and five outputs, with both Moore outputs ( $Z_a, Z_b, Z_c$ ) and Mealy outputs ( $Z_1, Z_2$ )




Its equivalent ASM chart is



**Note:** Moore outputs are placed in the state boxes  
 Mealy outputs appear in conditional output boxes



A timing chart for  $X = 111000$




**Note:**

- The Moore outputs  $Z_a$ ,  $Z_b$ ,  $Z_c$  change immediately following the state change
- The Mealy outputs ( $Z_1$ ,  $Z_2$ ) can change after the state change *or* an input change
- All outputs have their correct values at the time of the *active clock edge*


## Examples of ASM for sequence detector

Show an ASM chart for the sequence detector:



$Z = 1$  iff an input sequence ends in 101

**(a) Mealy state graph:**




$S_0$  = Starting state

Also two or more 0's received


$S_1$  = Sequence ending in 1 has been received

$S_2$  = Sequence ending in 10 has been received

**ASM chart:**

**Note:** Output  $Z$  is a conditional output

(b) **Moore state** graph for the same sequence detector



<i>Present State</i>	<i>Next State</i>		<i>Present Output(Z)</i>
	<i>X=0</i>	<i>X=1</i>	
S <sub>0</sub>	S <sub>0</sub>	S <sub>1</sub>	0
S <sub>1</sub>	S <sub>2</sub>	S <sub>1</sub>	0
S <sub>2</sub>	S <sub>0</sub>	S <sub>3</sub>	0
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	1


S<sub>0</sub> = Starting state

S<sub>1</sub> = Sequence ending in 1

S<sub>2</sub> = Sequence ending in 10

S<sub>3</sub> = Sequence ending in 101

## ASM Chart:



**Note:** Output  $Z$  is associated with states

# **DERIVATION OF ASM CHARTS**

The process is similar to deriving a state diagram from the word description:

- understand the problem
- define required inputs/outputs
- define states
- construct ASM chart
- test it using example input sequences


## **Possible ambiguity in**

- interpreting word specs
- selecting Moore vs. Mealy implementation

**Simple Example:** Single state (*Z*) machine.


Construct an SM block that has 3 input variables (*A,B,C*), 4 outputs (*W,X,Y,Z*), and 2 exit paths.

For this block, output *Z* is always 1 (*~Moore*), and *W* is 1 iff *A* and *B* are both 1 (*~Mealy*). If *C* = 1 and *A* = 0, *Y* = 1 and exit path 1 is taken. If *C* = 0 or *A* = 1, *X* = 1 (*~Mealy*) and exit path 2 is taken




**Example:** ASM Chart for the multiplier control

Recall the problem:



**Multiplier control**



**Final state graph for add-shift control**




## SM chart for Add-Shift control

In  $S_0$ : When  $St=1$  the registers are loaded.

In  $S_1$ : test  $M$  to determine whether to add or just shift.

In  $S_2$ : The Shift signal is generated (since the Add is always followed by Shift).

In  $S_3$ : The Done signal is turned on.




## *SM Chart for Binary Multiplier*

**NOTE:** -  $M$  input is tested first (before  $K$ )


-  $Sh$  implemented as Mealy for  $M=0$  and as Moore for  $M=1$

**Example**      ASM chart for Multiplier control  
 (multiplication of two 4-bit numbers).

**State Diagram:**



## An equivalent SM chart



## Implementation of ASM charts

- **Similar** to realization of sequential networks using transition diagrams:

Transition diagram / ASM chart



State assignment



Output and next-state equations



FF input logic / PAL equations / etc.



Circuit implementation

- **But** the output and next-state equations can be derived directly from ASM charts



**Conditional outputs:**  $Z_1 = ABX'$        $Z_2 = ABX$

- **Rules for deriving the next-state equation** for a flip-flop  $Q$  from the ASM chart:

1. Identify all of the states in which  $Q = 1$ .
2. For each of these states, find all of the link paths that lead *into* the state.
3. For each of these link paths, find a term that is  $1$  when the link path is followed. That is, for a link path from  $S_i$  to  $S_j$ , the term will be  $1$  if the machine is in state  $S_i$  and the conditions for exiting to  $S_j$  are satisfied.
4. The expression for  $Q^+$  (the next state of  $Q$ ) is formed by ORing together the terms found in step 3.

- *For our example:*

Two links lead to a state with  $A = 1$

$$\rightarrow A^+ = A'BX + ABX$$

Two states where  $B = 1$ , and 3 links lead to these states

$$\rightarrow B^+ = \underbrace{A'B'X}_{\text{Link 1}} + \underbrace{A'BX}_{\text{Link 2}} + \underbrace{ABX}_{\text{Link 3}}$$

**Example Continued:**

Implement the *ASM* chart using a *PLA* and two D flip-flops

**Derive** the next state equations and output equations:

$$A^+ = A'BX + ABX$$

$$B^+ = A'B'X + A'BX + ABX$$

$$Z_a = A'B'$$

$$Z_1 = ABX'$$

$$Z_b = A'B$$

$$Z_2 = ABX$$

$$Z_c = AB$$

**Simplify** these equations using the unused state ( $AB = 10$ ) as a don't care condition:

		X	
		0	1
AB	00		
	01		1
	11		1
	10	X	X

$$A^+ = BX$$

		X	
		0	1
AB	00		1
	01		1
	11		1
	10	X	X

$$B^+ = B'X + BX$$

**Final equations** in SOP form suitable for PLA

$$A^+ = BX$$

$$Z_a = A'B'$$

$$Z_1 = ABX'$$

$$B^+ = B'X + BX$$


$$Z_b = A'B$$

$$Z_2 = ABX$$

$$Z_c = AB$$

## PLA program table:


$X$	$A$	$B$	$A^+$	$B^+$	$Z_a$	$Z_b$	$Z_c$	$Z_1$	$Z_2$
1	-	1	1	1	0	0	0	0	0
1	-	0	0	1	0	0	0	0	0
-	0	0	0	0	1	0	0	0	0
-	0	1	0	0	0	1	0	0	0
-	1	1	0	0	0	0	1	0	0
0	1	1	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	1





**Example:**

Realize the following SM chart using a PLA and D flip-flops that trigger on the falling edge of the clock pulse. Draw a block diagram and give the PLA table. (Do not simplify the equations.)



**Next State equations and output equations:**


$$A^+ = A'B'X_1X_3 + A'BX_1$$

$$B^+ = A'B'X_1'X_2 + A'B'X_1X_3' + A'BX_1' + AB'X_2'$$

$$Z_1 = A'B' \sim \text{Moore}$$

$$Z_2 = A'B'X_1' + AB'$$

$$Z_3 = A'B'X_1 + A'BX_1' \sim \text{Mealy}$$



<i>A</i>	<i>B</i>	<i>X<sub>1</sub></i>	<i>X<sub>2</sub></i>	<i>X<sub>3</sub></i>	<i>A<sup>+</sup></i>	<i>B<sup>+</sup></i>	<i>Z<sub>1</sub></i>	<i>Z<sub>2</sub></i>	<i>Z<sub>3</sub></i>
0	0	1	-	1	1	0	0	0	0
0	1	1	-	-	1	0	0	0	0
0	0	0	1	-	0	1	0	0	0
0	0	1	-	0	0	1	0	0	0
0	1	0	-	-	0	1	0	0	1
1	0	-	0	-	0	1	0	0	0
0	0	-	-	-	0	0	1	0	0
0	0	0	-	-	0	0	0	1	0
1	0	-	-	-	0	0	0	1	0
0	0	1	-	-	0	0	0	0	1