

RISC-V Matrix Multiplication Extension Specification

T-Head Semiconductor

Version 0.3, 05/2023: This document is in development. Assume everything can change.

Table of Contents

Preamble.....	1
Copyright and license information.....	2
Contributors.....	3
1. Introduction.....	4
2. Programmer's Model.....	5
2.1. Matrix Registers.....	5
2.2. Matrix Size Configure.....	6
2.3. Matrix Control and Status.....	8
2.3.1. Matrix fixed-point rounding mode.....	8
2.3.2. Matrix fixed-point saturation flag.....	9
2.4. Matrix Register Information.....	9
2.5. Matrix Start Row.....	9
2.6. Matrix ISA.....	9
2.7. State of Matrix Extension at Reset.....	10
2.8. Matrix Context Status.....	10
3. Instructions.....	12
3.1. Matrix Multiplication Instructions.....	12
3.1.1. Float Matrix Multiplication(non-widen).....	14
3.1.2. Float Matrix Multiplication(widen).....	16
3.1.3. Integer Matrix Multiplication(4x widen).....	17
3.2. Matrix Load/Store Instructions.....	18
3.3. Configuration Instructions.....	20
3.4. Integer Pointwise Arithmetic Instructions.....	21
3.5. Other Instructions.....	23
3.5.1. Mzero Instruction.....	23
3.5.2. Mrelease Instruction.....	23
3.5.3. Matrix Move Instructions.....	23
move between matrix registers.....	23
move from GPR to matrix registers.....	23
move from matrix registers to GPR.....	24
4. Instruction Format.....	25
4.1. Arithmetic Instructions.....	26
4.2. Matrix Load/Store Instructions.....	29
4.3. Other Instructions.....	30
4.3.1. configuration.....	30
4.3.2. mzero.....	30
4.3.3. mrelease.....	31
4.3.4. move from matrix.....	31

4.3.5. move GPR to matrix	31
4.4. Matrix Register Overlap	31
5. Standard Matrix Extensions	32
5.1. Bf16 Extension.....	32
5.2. Int4 Extension	32
6. Instruction List	33

Preamble



This document is in the [Development state](#)

Assume everything can change. This draft specification will change before being accepted as standard, so implementations made to this draft specification will likely not conform to the future standard.

Copyright and license information

This specification is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at creativecommons.org/licenses/by/4.0/.

Copyright 2023 by T-Head Semiconductor Corp.

Contributors

This RISC-V specification proposal has been contributed to directly or indirectly by:

ZhaoJiang, WenmengZhang, WenganShao, ZhiweiLiu, XianmiaoQu, JingQiu, MingxinZhao,
YunhaiShang, XiaoyanXiang, ChenChen

Others are welcome to help improve the specification.

Chapter 1. Introduction

This document is a matrix extension proposal for RISC-V.

The extension chooses a decoupled architecture from the vector extension for the flexibility and implementation considerations. Each harts supporting the matrix extension defines a RLEN constant parameters. RLEN is the number of bits in a row of a matrix register as described in Section Matrix Registers. The programmer's model is designed to achieve binary portability on harts with different RLEN values.

The extension is strongly inspired by the RISC-V Vector extension.

Chapter 2. Programmer's Model

Matrix extension adds eight two-dimensional matrix registers and six CSRs.


Address	Privilege	Name	Description
XXXX	URW	xmrstart	matrix start row position
XXXX	URW	xmcsr	matrix control and status register
XXXX	URW	xmsize	matrix size configure, matrix size
XXXX	URO	xmlenb	matrix register size in byte, mrows*xrlenb
XXXX	URO	xrlenb	RLEN (in bytes)
XXXX	URO	xmisa	matrix instruction subset

2.1. Matrix Registers

If matrix extension is implemented, there are eight two-dimensional matrix registers named M0, M1, M2, M3, M4, M5, M6 and M7 added to architectural state.


RLEN is the length in bits for each register row. RLEN is a constant in any implementation, which must be larger than the maximum size in bits of a matrix element that any operation can produce or consume, and must be a power of 2, and must be no greater than 2^{16} . The matrix register row is $RLEN/32$, e.g. 4/8/16. Thus, each matrix register consists of $[M \times K]$ MSEW elements where $M = RLEN/32$, $K = RLEN/MSEW$, MSEW is the element size.

If MSEW remains constant, when RLEN doubles, the rows and the columns both double, resulting in four times as many bits.



If RLEN remains constant, when MSEW doubles, the rows remain the same while the columns

halve.



The example size of the matrix registers varies as following.

size[2:0]	operand datawidth	MLEN(bit)	M	K	Matrix size in bits
100	4bit	128	4	32	512
		256	8	64	2048
		512	16	128	8192
000	8bit	128	4	16	512
		256	8	32	2048
		512	16	64	8192
001	16bit	128	4	8	512
		256	8	16	2048
		512	16	32	8192
010	32bit	128	4	4	512
		256	8	8	2048
		512	16	16	8192
011	64bit	128	4	2	512
		256	8	4	2048
		512	16	8	8192

2.2. Matrix Size Configure

Matrix size configure is a XLEN-bit WARL read-write register, which can only be updated by matrix configure instructions. The matrix size register has three fields, sizeK, sizeN and sizeM. Bits[XLEN-1:32] are reserved.

bits	Name	Description
XLEN-1:XLEN-32	0	reserved if non-zero

bits	Name	Description
31:16	sizeK[15:0]	column of Matrix A or Matrix B, in bytes
15:8	sizeN[7:0]	row of Matrix B
7:0	sizeM[7:0]	row of Matrix A

The sizeM/sizeN/sizeK field hold an unsigned integer specifying the source elements needed and the destination elements updated by a matrix instructions. The sizeK which is not the multiples of element size in byte will raise an illegal instruction exception.


For matrix-multiplication instructions, which computing $C[M][N] += A[M][K] * B^T[N][K]$, there are 3 source operands and 1 destination operand. Only sizeM x sizeN elements will be updated, the other elements are set by zeros. The source operands dimensions are defined as follows:

- Matrix A: sizeM x (sizeK/element size)
- Matrix B: sizeN x (sizeK/element size)
- Matrix C: sizeM x sizeN

Thus, there are the limitations of Matrix shape due to the matrix register.

- $\text{sizeK} \Leftarrow \text{xrlenb}$
- $\text{sizeM} \Leftarrow \text{RLEN}/32$
- $\text{sizeN} \Leftarrow \text{RLEN}/32$, for fmmacc.h $\text{sizeN} \Leftarrow 2 * (\text{RLEN}/32)$

Taking 32-bit matrix-multiplication with RLEN=128 as an example, the configuration of sizeM=2 / sizeK=12 / sizeN=2 indicates $\text{MatrixA}(2 \times 3) \times \text{MatrixB}^T(2 \times 3) + \text{MatrixC}(2 \times 2)$, only the green block elements are used or updated by the instruction.




For pointwise and load/store instructions, the matrix shapes keep during the execution, which are specified by sizeM and sizeK. Only sizeM x sizeN elements will be updated, the other elements are set by zeros. The size limitations are:

- $\text{sizeM} \Leftarrow \text{RLEN}/32$
- $\text{sizeK} \Leftarrow \text{max_colb}$

Int32 matrix add as example , the configuration of sizeM=2/sizeK=12 indicates $\text{MatrixA}(2 \times 3)$

$x + \text{MatrixB}(2 \times 3) = \text{MatrixC}(2 \times 3)$, only the green block elements are used or updated by the instruction.



2.3. Matrix Control and Status

The xmscr CSR is a WARL read-write register. Bits[XLEN-1:3] are reserved and should be written with zero. The layout of matrix control and status register is:

bits	name	description
XLEN-1:3	0	reserved if non-zero
2	xmsat	Fixed-point accrued saturation flag
1:0	xmxxrm	Fixed-point rounding mode

2.3.1. Matrix fixed-point rounding mode

Matrix fixed-point rounding mode(xmxxrm) filed is defined in bit[3:2] of matrix control and status register. The xmxxrm uses the same encoding and rounding algorithm with vxrm[1:0] as follows. Suppose the pre-rounding result is v , and d bits of that result are to be rounded off. Then the rounded result is $(v \gg d) + r$, where r depends on the rounding mode as specified in the following table.

vxrm[1:0]		rounding mode	rounding increment r
0	0	rnu round-to-nearest-up (add +0.5 LSB)	$v[d-1]$
0	1	rne round-to-nearest-even	$v[d-1] \& (v[d-2:0] \neq 0 \mid v[d])$
1	0	rdn round-down (truncate)	0
1	1	rod round-to-odd (OR bits into LSB, aka "jam")	$!v[d] \& v[d-1:0] \neq 0$

The rounding functions are used to represent this operation in the instruction descriptions below:

```
roundoff_unsigned(v, d) = (unsigned(v) >> d) + r
roundoff_signed(v, d) = (signed(v) >> d) + r
```

2.3.2. Matrix fixed-point saturation flag

The `xmxsat` field indicates if a fixed-point instruction has had to saturate an output value to fit into a destination format.

2.4. Matrix Register Information

Matrix register information includes two read-only XLEN-bit registers, which are constant in any implementation.

- `xrlenb`: RLEN in byte indicating RLEN-bits state of each matrix register row
- `xmlenb`: matrix register size in byte, $mrows * xrlenb$, $mrows = RLEN/32$

2.5. Matrix Start Row

The `xmrstart` read-write register indicates the first matrix row index to be executed by a matrix load/store instruction. Normally `xmrstart` is only written by hardware on a trap of matrix load/store instructions, the unsigned value of register specifies the row at which the execution should resume after a resumable trap is handled.

All matrix instructions, including `mcfg/mcghi`, reset the `xmrstart` CSR to zero.

The `xmrstart` CSR is defined to have only enough writable bits to hold the largest row index (one less than the max row) or $\log_2(RLEN/32)$. The upper bits of the `xmrstart` CSR are hardwired to zero (reads zero, writes ignored)

For example, `xmrstart` would have 2 bits to represent row indices from 0 through 3

2.6. Matrix ISA

`Xmisa` is an XLEN-bit read-only CSR register, specifying the supported matrix instruction subset of the current hardware implementation.

bits	FEATURE	
XLEN-1:10	reserved	
9	MATRIX_MULT_F32F64	optional
8	MATRIX_MULT_F16F32	optional
7	MATRIX_PW_I32	optional
6	MATRIX_PW_I64	optional
5	MATRIX_MULT_F64F64	optional
4	MATRIX_MULT_F32F32	optional
3	MATRIX_MULT_F16F16	optional
2	MATRIX_MULT_I16I64	optional

bits	FEATURE	
1	MATRIX_MULT_I8I32	compulsory
0	MATRIX_MULT_I4I32	optional

bit[i] =1 indicates the optional feature is supported.

- MATRIX_MULT_F16F16: for matrix-multiplication instruction, element in source and destination registers are fp16/bf16;
- MATRIX_MULT_F32F32: for matrix-multiplication instruction, element in source and destination registers are fp32;
- MATRIX_MULT_F64F64: for matrix-multiplication instruction, element in source and destination registers are fp64;
- MATRIX_MULT_I8I32: for matrix-multiplication instruction, element in source registers is int8 and in destination registers is int 32;
- MATRIX_MULT_I16I64: for matrix-multiplication instruction, element in source registers is int16 and in destination registers is int 64;
- MATRIX_MULT_I4I32: for matrix-multiplication instruction, element in source registers is int4 and in destination registers is int 32;
- MATRIX_PW_I32: int32 pointwise arithmetic instructions;
- MATRIX_PW_I64: int64 pointwise arithmetic instructions

2.7. State of Matrix Extension at Reset

The matrix extension must have a consistent state at reset. It is recommended that at reset, CSRs are set to zero.

2.8. Matrix Context Status

A matrix context status field, MS, is defined to mstatus and shadowed in sstatus, which can be used to reduce the cost of context save and restore. The MS fields uses the same status encoding as FS/VS/XS, shown in the table.

status	ms[1:0]	MS Meaning
0	2'b00	All off
1	2'b01	Initial
2	2'b10	Clean
3	2'b11	Dirty

Attempts to execute any matrix instructions, or to access the matrix CSRs raise an illegal instruction exception when MS is set to off. If MS is set to initial or clean, executing any instructions that change the matrix state will change the ms to dirty.

An implementation can use the activity of the Initial state to influence the choice of power-saving states.

Chapter 3. Instructions

3.1. Matrix Multiplication Instructions

Matrix multiplication instructions take `matrixA(sizeMxsizeK)` and `matrixB(sizeNxsizeK)` from matrix registers specified by `ms1` and `ms2`, and accumulate the multiplication result of $A[M][K] * (B[N][K])^T$ to `matrixC(sizeM x sizeN)` from `md` register, the output will overwrite the accumulation register.

- shape of `matrixA`: M rows(`sizeM`), K columns(`sizeK/element size in byte`)
- shape of `matrixB`: N rows(`sizeN`), K columns(`sizeK/element size in byte`)
- shape of `matrixC`: M rows(`sizeM`), N columns(`sizeN`)

The function description:

```
for(int i=0; i<sizeM; i++) {  
    for(int j=0; j<sizeN; j++) {  
        for(int k=0; k<(sizeK/element size); k++)  
            C[i,j] += A[i,k]*B[j,k];  
    }  
}
```


The ISA specification provides different instructions to support float and integer matrix multiplication and operation. Hardware design has the flexibility of supported data types.

category	instructions	Operand Type A,B	Accumulator Type C	Optional Feature
Float	fmmacc.h	fp16/bf16	fp16	MATRIX_MULT_F16F16
	fmmacc.s	fp32	fp32	MATRIX_MULT_F32F32
	fmmacc.d	fp64	fp64	MATRIX_MULT_F64F64
	fwmmacc.h	fp16/bf16	fp32	MATRIX_MULT_F16F32
	fwmmacc.s	fp32	fp64	MATRIX_MULT_F32F64

category	instructions	Operand Type A,B	Accumulator Type C	Optional Feature
Int	mmaqa.b mmaqu.b mmaqasu.b mmaqaus.b	int8	int32	MATRIX_MULT_I8I32
	mmaqa.h mmaqu.h mmaqasu.h mmaqaus.h	int16	int64	MATRIX_MULT_I16I64
	pmmaqa.b pmmaqu.b pmmaqasu.b pmmaqaus.b	int4(mx8)	int32(mxm)	MATRIX_MULT_I4I32

The hardware implementation can choose one or more subsets .

The float matrix multiplication reuses the floating-point control and status register, fcsr, to select the dynamic rounding mode for floating-point arithmetic operations and hold the accrued exception flags.



The float matrix multiplication uses the dynamic rounding mode in frm. If frm is set to an invalid value (101-111), any subsequent attempt to execute a floating-point operation with a dynamic rounding mode will cause an illegal instruction exception.

rounding mode	Mnemonic	Meaning
000	RNE	Round to Nearest, ties to Even
001	RTZ	Round towards Zero
010	RDN	Round Down (towards $-\infty$)
011	RUP	Round Up (towards $+\infty$)
100	RMM	Round to Nearest, ties to Max Magnitude
101		Invalid. Reserved for future use
110		Invalid. Reserved for future use
111		Invalid in rounding mode register

If the floating-point unit status field mstatus.FS is off then any attempt to execute a matrix floating-point instruction will raise an illegal instruction exception. Any matrix floating-point instruction

that modifies any floating-point extension state (i.e., floating-point CSRs or f registers) must set mstatus.FS to Dirty. The basic operation of float matrix multiplication is float dot , the float dot operations follow the IEEE-754/2008 standard.

For float dot, if any operand element is NaN or a product of $\infty \times 0$ or a sum of infinities of different signs, the result is NaN. Except when otherwise stated, if the result is NaN, it is the canonical NaN. A product of $\infty \times 0$ or a sum of infinities of different signs signals the invalid operation exception. Otherwise, sums are computed with no avoidable intermediate exception conditions in the calculation and the final result is determined from that intermediate result. If the final result overflows, signal overflows. If the final result underflows, signal underflows. If the final result is inexact, signal is inexact.

The standard matrix floating-point instructions treat elements as IEEE-754/2008-compatible values. If the EEW of a matrix floating-point operand does not correspond to a supported IEEE floating-point type, the instruction encoding is reserved. For bf16-extension, 16-bit floating-point element can be seen as bf16 or fp16.

3.1.1. Float Matrix Multiplication(non-widen)

Non-widen float matrix multiplication indicates the source and destination operands data width keep the same which are encoded in the instruction.


- fmmacc.h: fp16/bf16 floating-point ,illegal if bit[3] of xmisa register is 0
- fmmacc.s: fp32 floating-point, illegal if bit[4] of xmisa register is 0
- fmmacc.d: fp64 floating-point, illegal if bit[5] of xmisa register is 0

```
#float matrix multiplication, md = md + ms1*ms2
fmmacc.h md, ms2, ms1
fmmacc.s md, ms2, ms1
fmmacc.d md, ms2, ms1
```

For fmmacc.s, the max matrix shape is:

- matrixA: $M \Leftarrow RLEN/32$, $K \Leftarrow RLEN/32$
- matrixB: $N \Leftarrow RLEN/32$, $K \Leftarrow RLEN/32$
- matrixC: $M \Leftarrow RLEN/32$, $N \Leftarrow RLEN/32$


The operation of fmmacc.s is shown below for RLEN=128.



For fmmacc.h, 16-bit float matrix multiplication and add instruction, the element can be seen as fp16 or bf16 if bf16 data type is supported. The max matrix shape is:

- matrixA: $M \Leftarrow RLEN/32$, $K \Leftarrow RLEN/16$
- matrixB: $N \Leftarrow RLEN/16$, $K \Leftarrow RLEN/16$
- matrixC: $M \Leftarrow RLEN/32$, $N \Leftarrow RLEN/16$


As data width for matrix B is twice that of matrix A and C, two matrix register(register-pair) are used by Matrix B specified by ms_2 and ms_2+1 . Instructions specifying an odd-numbered ms_2 is reserved. The operation is shown below for $RLEN=128$.



For fmmacc.d, 64-bit float matrix multiplication and add instruction, The maximum matrix shape is:

- matrixA: $M \Leftarrow RLEN/32$, $K \Leftarrow RLEN/64$
- matrixB: $N \Leftarrow RLEN/32$, $K \Leftarrow RLEN/64$
- matrixC: $M \Leftarrow RLEN/32$, $N \Leftarrow RLEN/32$

As data width for matrix C is twice that of matrix A and B, two matrix register(register-pair) are used by MatrixC specified by md and md+1. Instructions specifying an odd-numbered md is reserved. the operation is shown below for $RLEN=128$.



Summary for max Matrix size of fmmacc instructions for typical RLEN:

		matrix A			matrix B			matrix C				
	RLEN	M	K	data width	N	K	data width	M	N	data width	Gops/ GHz	latency
fmacc.s	128	4	4	512 bits	4	4	512 bits	4	4	512 bits	32	4
	256	8	8	2048 bits	8	8	2048 bits	8	8	2048 bits	128	8
	512	16	16	8192 bits	16	16	8192 bits	16	16	8192 bits	512	16
fmacc.h	128	4	8	512 bits	8	8	1024 bits	4	8	512 bits	64	8
	256	8	16	2048 bits	16	16	4096 bits	8	16	2048 bits	256	16
	512	16	32	8192 bits	32	32	16384 bits	16	32	8192 bits	1024	32
fmacc.d	128	4	2	512 bits	4	2	512 bits	4	4	1024 bits	16	
	256	8	4	2048 bits	8	4	2048 bits	8	8	4096 bits	64	
	512	16	8	8192 bits	16	8	8192 bits	16	16	16384 bits	256	

3.1.2. Float Matrix Multiplication(widen)

Widen float matrix multiplication indicates destination operand data width is twice of the source operand. The data width of source operand is in instruction encoding.

- fwmmacc.h: fp16/bf16 floating-point source and fp32 result ,illegal if bit[8] of xmsa register is 0
- fwmmacc.s: fp32 floating-point source and fp64 result , illegal if bit[9] of xmsa register is 0

```
#float matrix multiplication, output widen, md = md + ms1*ms2
fwmmacc.h md, ms2, ms1
fwmmacc.s md, ms2, ms1
```

For fwmmacc.h, 16-bit float widen matrix multiplication and add instruction, the element can be seen as fp16 or bf16 if bf16 data type is supported. The maximum matrix shape is:

- matrixA: $M \leq RLEN/32$, $K \leq RLEN/16$
- matrixB: $N \leq RLEN/32$, $K \leq RLEN/16$
- matrixC: $M \leq RLEN/32$, $N \leq RLEN/32$

For fwmacc.s, 32-bit float widen matrix multiplication and add instruction, The maximum matrix shape is:

- matrixA: $M \Leftarrow RLEN/32$, $K \Leftarrow RLEN/32$
- matrixB: $N \Leftarrow RLEN/32$, $K \Leftarrow RLEN/32$
- matrixC: $M \Leftarrow RLEN/32$, $N \Leftarrow RLEN/32$

As data width for matrix C is twice that of matrix A and B, two matrix register(register-pair) are used by MatrixC specified by md and md+1. Instructions specifying an odd-numbered md is reserved. Summary for max Matrix size of fwmacc instructions for typical RLEN:

		matrix A			matrix B			matrix C		
	RLEN	M	K	data width	N	K	data width	M	N	data width
fwmacc.h	128	4	8	512 bits	4	8	512 bits	4	4	512 bits
	256	8	16	2048 bits	8	16	2048 bits	8	8	2048 bits
	512	16	32	8192 bits	16	32	8192 bits	16	16	8192 bits
fwmacc.s	128	4	4	512 bits	4	4	512 bits	4	4	1024 bits
	256	8	8	2048 bits	8	8	2048 bits	8	8	4096 bits
	512	16	16	8192 bits	16	16	8192 bits	16	16	16384 bits

3.1.3. Integer Matrix Multiplication(4x widen)

The integer matrix multiplication with destination data width is four-times that of the source data width. The source operand data width in instruction encoding supported are int8 and int16, other data widths are reserved. Both signed/unsigned versions are provided . Thus, the source operand can be both signed/both unsigned/signed-unsigned/unsigned-signed, the result of multiplication is sign-extended before addition and accumulation. Overflow is ignored and the result wraps around.

- mmaqab/mmaqau.b/mmaqaus.b/mmaqasu.b: int8 four-times widen matrix multiplication, illegal if bit[1] of xmisa register is 0
- mmaqah/mmaqau.h/mmaqaus.h/mmaqasu.h: int16 four-times widen matrix multiplication, illegal if bit[2] of xmisa register is 0

```
#8bit data width
#signed matrix multiply
mmaqa.b md, ms2, ms1
#unsigned matrix multiply
mmaqau.b md, ms2, ms1
#unsigned-signed matrix multiply
mmaqaus.b md, ms2, ms1
#signed-unsigned matrix multiply
mmaqasu.b md, ms2, ms1

#16bit data width
#signed matrix multiply
```

```
mmaqa.h md, ms2, ms1
#unsigned matrix multiply
mmaqau.h md, ms2, ms1
#unsigned-signed matrix multiply
mmaqaus.h md, ms2, ms1
#signed-unsigned matrix multiply
mmaqasu.h md, ms2, ms1
```

For int8 four-times matrix-multiplication, the maximum matrix shape is:

- matrixA: $M \leftarrow RLEN/32, K \leftarrow RLEN/8$
- matrixB: $N \leftarrow RLEN/32, K \leftarrow RLEN/8$
- matrixC: $M \leftarrow RLEN/32, N \leftarrow RLEN/32$

For int16 four-times matrix-multiplication, as data width for matrix C is four-times of matrix A and B, two matrix register(register-pair) are used by matrix C specified by md and md+1. Instructions specifying an odd-numbered md is reserved. the maximum matrix shape is:


- matrixA: $M \leftarrow RLEN/32, K \leftarrow RLEN/16$
- matrixB: $N \leftarrow RLEN/32, K \leftarrow RLEN/16$
- matrixC: $M \leftarrow RLEN/32, N \leftarrow RLEN/32$

Summary for max Matrix size of integer matrix multiply and add instructions for typical RLEN:

		matrix A			matrix B			C				
	RLE N	M	K	data width	N	K	data width	M	N	data width	Gops/GHz	latency
int8 4x	128	4	16	512 bits	4	16	512 bits	4	4	512 bits	128	4
	256	8	32	2048 bits	8	32	2048 bits	8	8	2048 bits	512	8
	512	16	64	8192 bits	16	64	8192 bits	16	16	8192 bits	2048	16
int16 4x	128	4	8	512 bits	4	8	512 bits	4	4	1024 bits	64	4
	256	8	16	2048 bits	8	16	2048 bits	8	8	4096 bits	256	8
	512	16	32	8192 bits	16	32	8192 bits	16	16	16384 bits	1024	16

3.2. Matrix Load/Store Instructions

Matrix load instructions load a matrix from memory to matrix register. and matrix store instructions store a matrix from matrix register to memory.



The element data width is in instruction encoding, including byte/halfword/word/doubleword, other data widths are reserved. The base address is in rs1 and row stride in byte is in rs2, md/ms3 is the register index for destination of matrix load and source for matrix store.

```
#matrix load
mld<b/h/w/d> md, rs2, (rs1)
#matrix store
mst<b/h/w/d> ms3, rs2, (rs1)
#whole matrix load
mld<1/2/4/8>m md, (rs1)
#whole matrix store
mst<1/2/4/8>m ms3, (rs1)
```

Matrix shape (MxK) is in matrix size configure register, M given by sizeM and K given by sizeK(in byte). $M = \text{sizeM} \llcorner \text{RLEN}/32$, $K = \text{sizeK}/\text{element size in byte}$, $\text{sizeK} \llcorner \text{RLEN}/8$. If $\text{sizeM} < \text{RLEN}/32$ or $\text{sizeK} < \text{RLEN}/8$, the matrix register data with row index $> \text{sizeM}$ or column index $> (\text{sizeK}/\text{element size in byte})$ set zero for load, and don't write to memory for store.

There are 2 versions provided: (1)normal (2) whole register load/store.

Whole register load/store data with maximum matrix size from/to memory with $\text{sizeM} = \text{RLEN}/32$ and $\text{sizeK} = \text{RLEN}/8$. The matrix size configurations are ignored.

These instructions are intended to be used to save and restore matrix registers when the type or length of the current contents of the matrix register is not known, or where modifying matrix size would be costly . Examples include compiler register spills, function calls where values are passed in matrix registers, interrupt handlers, and OS context switches. Software can determine the number of bytes transferred by reading the xmregsize register.

rs2 field is reused to specify the register number. rs2[4:3] is set to 0, otherwise reserved. rs2[2:0] is

nf field, encoding how many matrix registers to load and store using the NFIELDS encoding. md/ms2 register index should be aligned with the register number.

nf[2:0]	register number
000	1
001	2
011	4
111	8
others	reserved

All matrix load/store instructions may generate and accept a non-zero row-start value. The row-start register is reset to zero at the end of the matrix instruction execution.

With the ZIHINTNTL extension, matrix memory access instruction can behave as stream memory access operations to fit different memory hierarchy. Stream memory access instructions have the same function as normal matrix load/store instructions, except that the data may not be reused in the near future which can be potentially optimized by hardware implementation.

3.3. Configuration Instructions

Matrix configure instructions configure a field or the whole matrix size configuration register. The field retains the value if not changed by a configuration instruction. The index field of the instruction indicates which field is updated, sizeM/sizeK/sizeN or the entire configure register as following table shows. The new matrix size are returned to rd.

index	instruction	effect on matrix size
000	mcfgk(i)	half1 = x[rs1]
001	mcfgm(i)	byte0 = x[rs1]
010	mcfgn(i)	byte1 = x[rs1]
111	mcfg	byte0 = x[rs1].byte0 byte1 = x[rs1].byte1 half1 = x[rs1].half1
others	reserved	

```
#imm type
mcfg<m/n/k>i uimm7
#register type
mcfg<m/n/k> rs1
#entire register
mcfg rs1
```

3.4. Integer Pointwise Arithmetic Instructions

For matrix pointwise arithmetic instructions , matrix-matrix/matrix-vector/matrix-scalar instruction format are provided. 32-bit and 64-bit integer instructions are optionally supported.

- 32bit instructions: illegal if bit[7] of xmsa register is 0
- 64bit instructions: illegal if bit[6] of xmsa register is 0

The matrix operands shape is M/K, provided by sizeM x (sizeK/element size in byte).

- $\text{sizeM} \Leftarrow \text{RLEN}/32$
- $\text{sizeK} \Leftarrow \text{RLEN}/8$

operand datawidth	RLEN (bit)	M	K
32bit	128	4	4
	256	8	8
	512	16	16
64bit	128	4	2
	256	8	4
	512	16	8

For matrix-vector instructions, one source operand is matrix and the other is a row of matrix. The row index is provided by rs1 or uimm3, The $\log_2(\text{RLEN}/32)$ bits are used. The vector operand operates on each row of matrix operand as $\text{md}[i, j] = \text{ms2}[i, j] \text{ op } \text{ms1}[\text{rs1}/\text{uimm3}, j]$.

Formatrix-scalar instruction, scalar operand is provided by rs1, if $\text{XLEN} < \text{matrix element size}$, signed-extended the scalar operand. The scalar operand operates on each element of matrix operand as $\text{md}[i, j] = \text{ms2}[i, j] \text{ op } \text{rs1}$.The rs1 is limited to x8-x15 to encoding the gpr index with 3-bit.

Overflow is ignored and the result wraps around for matrix add/sub/mul/mulh instructions.

```
#matrix-matrix add
madd.<s/d>.mm md, ms2, ms1
#matrix-vector add,rs1/uimm6
madd.<s/d>.mv.x md, ms2, ms1[rs1]
madd.<s/d>.mv.i md, ms2, ms1[uimm3]
#matrix-scalar add
madd.<s/d>.mx md, ms2, rs1

#matrix-matrix sub
msub.<s/d>.mm md, ms2, ms1
#matrix-vector sub,rs1/uimm6
msub.<s/d>.mv.x md, ms2, ms1[rs1]
msub.<s/d>.mv.i md, ms2, ms1[uimm3]
#matrix-scalar sub
msub.<s/d>.mx md, ms2, rs1
```



```

#matrix-matrix mul
mmul.<s/d>.mx md, ms2, ms1
#matrix-vector mul, rs1
mmul.<s/d>.mv.x md, ms2, ms1[rs1]
mmul.<s/d>.mv.i md, ms2, ms1[uimm3]
#matrix-scalar mul
mmul.<s/d>.mx md, ms2, rs1

#matrix-matrix mul
mmulh.<s/d>.mx md, ms2, ms1
#matrix-vector mul, rs1
mmulh.<s/d>.mv.x md, ms2, ms1[rs1]
mmulh.<s/d>.mv.i md, ms2, ms1[uimm3]
#matrix-scalar mul
mmulh.<s/d>.mx md, ms2, rs1

```

Matrix shift instructions including mn4clip and msra.mn4clip/mn4clipu instructions are used to pack a fixed-point value into a 4x narrower destination. Rounding, scaling and saturation are supported. The scaling shift amount comes from a matrix (specified by ms1), a vector(ms1[rs1]/ms1[uimm3]) or a scalar (value in integer register rs1). The low 6-bits for 64-bit and 5-bits for 32-bit source data width are used, the higher bits are ignored. Saturation sets xmsat if the destination overflows.

msra is arithmetic(sign-extended) shift right, the source data is in ms2, and the shift amount is provided by a matrix/vector/scalar data specified by ms1/ms1[rs1]/rs1. Matrix shift instructions support rounding with rounding mode specified in the xmxrm CSR. For clip instructions, rounding occurs before saturation.

```

#matrix-matrix shift
msra.<s/d>.mm md, ms2, ms1
#matrix-vector shift,rs1
msra.<s/d>.mv.x md, ms2, ms1[rs1]
msra.<s/d>.mv.i md, ms2, ms1[uimm3]
#matrix-scalar shift
msra.<s/d>.mx md, ms2, rs1

#matrix-matrix signed clip
mn4clip.<s/d>.mm md, ms2, ms1
#matrix-vector clip,rs0
mn4clip.<s/d>.mv.x md, ms2, ms1[rs1]
mn4clip.<s/d>.mv.i md, ms2, ms1[uimm3]
#matrix-scalar clip
mn4clip.<s/d>.mx md, ms2, rs1

#matrix-matrix unsigned clip
mn4clipu.<s/d>.mm md, ms2, ms1
#matrix-vector clip,rs0
mn4clipu.<s/d>.mv.x md, ms2, ms1[rs1]

```

```
mn4clipu.<s/d>.mv.i md, ms2, ms1[uimm3]
#matrix-scalar clip
mn4clipu.<s/d>.mx md, ms2, rs1
```

3.5. Other Instructions

3.5.1. Mzero Instruction

Mzero instruction sets the destination register to zero.

```
#matrix-matrix
mzero md
```

3.5.2. Mrelease Instruction

Mrelease Instruction sets MS to Initial state.

```
mrelease
```

mrelease shares the encoding with mcfgi, with index filed is 3'b111.

3.5.3. Matrix Move Instructions

Matrix move instructions ignore matrix size configuration.

move between matrix registers

The mmov.mm instruction moves a whole matrix register to another matrix register.

The mmov.mv.x/mmov.mv.i instruction moves and duplicates a vector to every row of the destination matrix register. The vector data is a row of matrix register, indexed by rs1'(mapped to x8-x15) or uimm3. The $\log_2$ (RLEN/32) bits are used.

```
#matrix-matrix mov
mmov.mm md, ms1
#matrix-vector add,rs1'/uimm3
mmov.mv.x md, ms1[rs1']
mmov.mv.i md, ms1[uimm3]
```

move from GPR to matrix registers

The mdup<b/h/w/d>.m.x instruction moves and duplicates a scalar data to every element of the destination matrix register.

The mmov<b/h/w/d>.m.x instruction moves a scalar data to an element of the destination matrix

register. The elements number within a matrix row is selected by rs1, modulo the number of such elements in a row. The row number is selected by rs1, divided by the number of such elements in a row. The low $\log_2(\text{xmlenb}/ \text{element size})$ bits are used.

The scalar data is taken from the scalar x register specified by rs2 with XLEN data width. If data width < XLEN, the least-significant bits are copied and the upper bits are ignored. If data width > XLEN, the value is sign-extended.

```
#matrix-scalar mov with duplicate
mdup<b/h/w/d>.m.x md, rs2
#matrix-scalar mov
mmov<b/h/w/d>.m.x md, rs2, rs1
```

move from matrix registers to GPR

mmov<b/h/w/d>.x.m instruction moves a scalar data from a matrix register to a general purpose register specified by rd.

The scalar data is indexed by rs1. The elements number within a matrix row is selected by rs1, modulo the number of such elements in a row. The row number is selected by rs1, divided by the number of such elements in a row. The low $\log_2(\text{xmlenb}/ \text{element size})$ bits of rs1 are used.

If data width > XLEN, the least-significant XLEN bits are transferred and the upper bits are ignored. If data width < XLEN, the value is sign-extended to XLEN bits.

```
mmov<b/h/w/d>.x.m rd, ms2, rs1
```

Chapter 4. Instruction Format

Matrix instructions use custom-1 as major opcode and the func3 is 3'b000.

Bit[27:25] is uop filed, indicating the operation type.

uop[2:0]	type	meaning
000	Matrix-Matrix(mm)	matrix computation, source and destination operands are matrix
001	Matrix-Vector(mv.x)	matrix computation, one source operand is vector, row index provided by rs1'
010	Matrix-Vector(mv.i)	matrix computation, one source operand is vector, row index provided by uimm3
011	Matrix-Scalar(mx)	matrix computation, one source operand is scalar
100	Matrix load	normal and whole register loads
101	Matrix store	normal and whole register stores
110	Special instructions	move between GPR and matrix registers
111	Configuration instructions	configuration matrix size and mrelease

The instruction formats are:

31	30 28	27 25	24	23 21	20	19	18	17 15	14 12	11 10	9 7	6 0	
func		000/ 001/ 010/ 011	size	ms2	ms1			md	func 3	size	rs1'	major opcode	calculation
func		000/ 001/ 010/ 011	size	ms2	ms1			md	func 3	size	uim m3	major opcode	calculation
func		100/ 101	rs2			rs1			func 3	size	md/ ms3	major opcode	load/store
0	index	111	{uimm7,000}						func 3	rd		major opcode	configuration
1	index	111	00000			rs1			func 3	rd		major opcode	configuration
func		110	rs2			rs1			func 3	size	md	major opcode	matrix move from GPR

31	30	27	24	23	20	19	18	17	14	11	9 7	6 0	
	28	25		21				15	12	10			
func		110	size	ms2	size	rs1			func 3	rd	major opcode		matrix move to GPR

4.1. Arithmetic Instructions

The arithmetic instructions format:

31 28	27 25	24	23 21	20 18	17 15	14 12	11 10	9 7	6 0
func	uop	size	ms2	ms1	md/ms3	func3	size	rs1'	major opcode
func	uop	size	ms2	ms1	md/ms3	func3	size	uimm3	major opcode

Size field indicates the element, set to 0 if not needed.

size[1:0]	element data width
00	8-bit
01	16-bit
10	32-bit
11	64-bit

The instruction encoding list is in following table.

Move between matrix instructions and mzero reuse arithmetic instruction format

31 28	27 25	24	23 21	20 18	17 15	14 12	11 10	9 7	6 0	
0000	000	0	000	ms1	md	func3	00	001	major opcode	mmov.mm
0000	001	0	000	ms1	md	func3	00	rs1'	major opcode	mmov.mv.x
0000	010	0	000	ms1	md	func3	00	uimm 3	major opcode	mmov.mv.i
0001	000	0	ms2	ms1	md/m s3	func3	01	000	major opcode	fmmacc.h
0001	000	0	ms2	ms1	md/m s3	func3	10	000	major opcode	fmmacc.s
0001	000	0	ms2	ms1	md/m s3	func3	11	000	major opcode	fmmacc.d
0001	000	1	ms2	ms1	md/m s3	func3	01	000	major opcode	fwmmacc.h
0001	000	1	ms2	ms1	md/m s3	func3	10	000	major opcode	fwmmacc.s

31 28	27 25	24	23 21	20 18	17 15	14 12	11 10	9 7	6 0	
0010	000	0	ms2	ms1	md/m s3	func3	00	000	major opcode	mmaqa.b
0010	000	0	ms2	ms1	md/m s3	func3	00	001	major opcode	mmaqau.b
0010	000	0	ms2	ms1	md/m s3	func3	00	010	major opcode	mmaqaus.b
0010	000	0	ms2	ms1	md/m s3	func3	00	011	major opcode	mmaqasu.b
0010	000	0	ms2	ms1	md/m s3	func3	01	000	major opcode	mmaqa.h
0010	000	0	ms2	ms1	md/m s3	func3	01	001	major opcode	mmaqau.h
0010	000	0	ms2	ms1	md/m s3	func3	01	010	major opcode	mmaqaus.h
0010	000	0	ms2	ms1	md/m s3	func3	01	011	major opcode	mmaqasu.h
0010	000	1	ms2	ms1	md/m s3	func3	00	000	major opcode	pmmaqa.b
0010	000	1	ms2	ms1	md/m s3	func3	00	001	major opcode	pmaqau.b
0010	000	1	ms2	ms1	md/m s3	func3	00	010	major opcode	pmaqaus.b
0010	000	1	ms2	ms1	md/m s3	func3	00	011	major opcode	pmaqasu.b
0011	000	0	ms2	ms1	md	func3	10	000	major opcode	madd.s.mm
0011	001	0	ms2	ms1	md	func3	10	rs1'	major opcode	madd.s.mv.x
0011	010	0	ms2	ms1	md	func3	10	uimm 3	major opcode	madd.s.mv.i
0011	011	0	ms2	000	md	func3	10	rs1'	major opcode	madd.s.mx
0100	000	0	ms2	ms1	md	func3	10	000	major opcode	msub.s.mm
0100	001	0	ms2	ms1	md	func3	10	rs1'	major opcode	msub.s.mv.x
0100	010	0	ms2	ms1	md	func3	10	uimm 3	major opcode	msub.s.mv.i
0100	011	0	ms2	000	md	func3	10	rs1'	major opcode	msub.s.mx
0101	000	0	ms2	ms1	md	func3	10	000	major opcode	msra.s.mm
0101	001	0	ms2	ms1	md	func3	10	rs1'	major opcode	msra.s.mv.x

31 28	27 25	24	23 21	20 18	17 15	14 12	11 10	9 7	6 0	
0101	010	0	ms2	ms1	md	func3	10	uimm 3	major opcode	msra.s.mv.i
0101	011	0	ms2	000	md	func3	10	rs1'	major opcode	msra.s.mx
0110	000	0	ms2	ms1	md	func3	10	000	major opcode	mn4clip.s.mm
0110	001	0	ms2	ms1	md	func3	10	rs1'	major opcode	mn4clip.s.mv. x
0110	010	0	ms2	ms1	md	func3	10	uimm 3	major opcode	mn4clip.s.mv. i
0110	011	0	ms2	000	md	func3	10	rs1'	major opcode	mn4clip.s.mx
0111	000	0	ms2	ms1	md	func3	10	000	major opcode	mn4clipu.s.m m
0111	001	0	ms2	ms1	md	func3	10	rs1'	major opcode	mn4clipu.s.m v.x
0111	010	0	ms2	ms1	md	func3	10	uimm 3	major opcode	mn4clipu.s.m v.i
0111	011	0	ms2	000	md	func3	10	rs1'	major opcode	mn4clipu.s.m x
1000	000	0	ms2	ms1	md	func3	10	000	major opcode	mmul.s.mm
1000	001	0	ms2	ms1	md	func3	10	rs1'	major opcode	mmul.s.mv.x
1000	010	0	ms2	ms1	md	func3	10	uimm 3	major opcode	mmul.s.mv.i
1000	011	0	ms2	000	md	func3	10	rs1'	major opcode	mmul.s.mx
1001	000	0	ms2	ms1	md	func3	10	000	major opcode	mmulh.s.mm
1001	001	0	ms2	ms1	md	func3	10	rs1'	major opcode	mmulh.s.mv.x
1001	010	0	ms2	ms1	md	func3	10	uimm 3	major opcode	mmulh.s.mv.i
1001	011	0	ms2	000	md	func3	10	rs1'	major opcode	mmulh.s.mx
0011	000	0	ms2	ms1	md	func3	11	000	major opcode	madd.d.mm
0011	001	0	ms2	ms1	md	func3	11	rs1'	major opcode	madd.d.mv.x
0011	010	0	ms2	ms1	md	func3	11	uimm 3	major opcode	madd.d.mv.i
0011	011	0	ms2	000	md	func3	11	rs1'	major opcode	madd.d.mx
0100	000	0	ms2	ms1	md	func3	11	000	major opcode	msub.d.mm
0100	001	0	ms2	ms1	md	func3	11	rs1'	major opcode	msub.d.mv.x
0100	010	0	ms2	ms1	md	func3	11	uimm 3	major opcode	msub.d.mv.i

31 28	27 25	24	23 21	20 18	17 15	14 12	11 10	9 7	6 0	
0100	011	0	ms2	000	md	func3	11	rs1'	major opcode	msub.d.mx
0101	000	0	ms2	ms1	md	func3	11	000	major opcode	msra.d.mm
0101	001	0	ms2	ms1	md	func3	11	rs1'	major opcode	msra.d.mv.x
0101	010	0	ms2	ms1	md	func3	11	uimm 3	major opcode	msra.d.mv.i
0101	011	0	ms2	000	md	func3	11	rs1'	major opcode	msra.d.mx
0110	000	0	ms2	ms1	md	func3	11	000	major opcode	mn4clip.d.m m
0110	001	0	ms2	ms1	md	func3	11	rs1'	major opcode	mn4clip.d.mv. x
0110	010	0	ms2	ms1	md	func3	11	uimm 3	major opcode	mn4clip.d.mv. i
0110	011	0	ms2	000	md	func3	11	rs1'	major opcode	mn4clip.d.mx
0111	000	0	ms2	ms1	md	func3	11	000	major opcode	mn4clipu.d.m m
0111	001	0	ms2	ms1	md	func3	11	rs1'	major opcode	mn4clipu.d.m v.x
0111	010	0	ms2	ms1	md	func3	11	uimm 3	major opcode	mn4clipu.d.m v.i
0111	011	0	ms2	000	md	func3	11	rs1'	major opcode	mn4clipu.d.m x
1000	000	0	ms2	ms1	md	func3	11	000	major opcode	mmul.d.mm
1000	001	0	ms2	ms1	md	func3	11	rs1'	major opcode	mmul.d.mv.x
1000	010	0	ms2	ms1	md	func3	11	uimm 3	major opcode	mmul.d.mv.i
1000	011	0	ms2	000	md	func3	11	rs1'	major opcode	mmul.d.mx
1001	000	0	ms2	ms1	md	func3	11	000	major opcode	mmulh.d.mm
1001	001	0	ms2	ms1	md	func3	11	rs1'	major opcode	mmulh.d.mv. x
1001	010	0	ms2	ms1	md	func3	11	uimm 3	major opcode	mmulh.d.mv.i
1001	011	0	ms2	000	md	func3	11	rs1'	major opcode	mmulh.d.mx

4.2. Matrix Load/Store Instructions

The matrix load/store instruction format:

31 28	27 25	24 20	19 15	14 12	11 10	9 7	6 0
func	uop	rs2	rs1	func3	size	md/ms3	major opcode

Uop[2:0] field indicates instruction type:

uop[2:0]	type
100	Matrix load
101	Matrix store

Bit[29]=1 indicates whole register load/store.

31 28	27 25	24 20	19 15	14 12	11 10	9 7	6 0	
0000	100	rs2	rs1	func3	size	md	major opcode	mld
0000	101	rs2	rs1	func3	size	ms3	major opcode	mst
0010	100	{00,nf}	rs1	func3	size	md	major opcode	mld<1/2/4/8>m<b/h/w/d>
0010	101	{00,nf}	rs1	func3	size	md	major opcode	mst<1/2/4/8>m<b/h/w/d>

4.3. Other Instructions

4.3.1. configuration

The uop of configuration instructions is 3'b111.

31	30 28	27 25	24 20	19 15	14 12	11 7	6 0	
0	000	111	{uimm7,000}		func3	rd	major opcode	mcfgki
0	001	111	{uimm7,000}		func3	rd	major opcode	mcfgmi
0	010	111	{uimm7,000}		func3	rd	major opcode	mcfgni
1	000	111	00000	rs1	func3	rd	major opcode	mcfgk
1	001	111	00000	rs1	func3	rd	major opcode	mcfgm
1	010	111	00000	rs1	func3	rd	major opcode	mcfgn
1	111	111	00000	rs1	func3	rd	major opcode	mcfg

4.3.2. mzero

The mzero instruction shares the 3'b000 uop with the arithmetic instructions.

31 28	27 25	24	23 21	20 18	17 15	14 12	11 10	9 7	6 0	
1010	000	0	000	000	md	func3	00	000	major code	mzero

4.3.3. mrelease

The mrelease instruction uses the configuration 3'b111 uop.

31	30 28	27 25	24 20	19 15	14 12	11 7	6 0	
0	111	111	00000	00000	func3	00000	major opcode	mrelease

4.3.4. move from matrix

31 28	27 25	24	23 21	20	19 15	14 12	11 7	6 0	
0000	110	0	ms2	0	rs1	func3	rd	major opcode	mmovb.x.m
0000	110	0	ms2	1	rs1	func3	rd	major opcode	mmovh.x.m
0000	110	1	ms2	0	rs1	func3	rd	major opcode	mmovw.x.m
0000	110	1	ms2	1	rs1	func3	rd	major opcode	mmovd.x.m

4.3.5. move GPR to matrix

31 28	27 25	24 20	19 15	14 12	11 10	9 7	6 0	
0001	110	rs2	0000	func3	00	md	major opcode	mdupb.m.x
0001	110	rs2	0000	func3	01	md	major opcode	mduph.m.x
0001	110	rs2	0000	func3	10	md	major opcode	mdupw.m.x
0001	110	rs2	0000	func3	11	md	major opcode	mdupd.m.x
0010	110	rs2	rs1	func3	00	md	major opcode	mmovb.m.x
0010	110	rs2	rs1	func3	01	md	major opcode	mmovh.m.x
0010	110	rs2	rs1	func3	10	md	major opcode	mmovw.m.x
0010	110	rs2	rs1	func3	11	md	major opcode	mmovd.m.x

4.4. Matrix Register Overlap

Instructions support matrix source and destination registers overlap except matrix multiplication instructions.

Chapter 5. Standard Matrix Extensions

5.1. Bf16 Extension

The 16-bit float operand can be seen as Bfloat-16 format. The bf16 extension adds a bit in FCSR, the 16-bit float data is bf16 if the bit is set to 1.

```
#float matrix multiplication, md = md + ms1*ms2
fmmacc.h md, ms2, ms1
#float matrix multiplication, output widen, md = md + ms1*ms2
fwmmacc.h md, ms2, ms1
```

5.2. Int4 Extension

For int4 matrix multiplication, the source operand is 4-bit width and the destination is 32-bit width. Two int4 data pair are considered as an 8-bit element, the sizeK is set as int8 data width, so the K should be an even value, otherwise reserved.

- pmmaq.a.b/pmmaqau.b/pmmaqaus.b/pmmaqasu.b: int4 8x widen matrix multiplication and add, illegal if bit[0] of xmisa register is 0

The maximum matrix shape is:

- matrixA: $M \leftarrow RLEN/32$, $K \leftarrow RLEN/4$
- matrixB: $N \leftarrow RLEN/32$, $K \leftarrow RLEN/4$
- matrixC: $M \leftarrow RLEN/32$, $N \leftarrow RLEN/32$

```
#4bit data width
#signed matrix multiply
pmmaq.a.b ms3, ms2, ms1
#unsigned matrix multiply
pmmaqau.b ms3, ms2, ms1
#unsigned-signed matrix multiply
pmmaqaus.b ms3, ms2, ms1
#signed-unsigned matrix multiply
pmmaqasu.b ms3, ms2, ms1
```

matrix A				matrix B			matrix C				
RLEN	M	K	data width	N	K	data width	M	N	data width	Gops/Hz	latency
128	4	32	512 bits	4	32	512 bits	4	4	512 bits	256	4
256	8	64	2048 bits	8	64	2048 bits	8	8	2048 bits	1024	8
512	16	128	8192 bits	16	128	8192 bits	16	16	8192 bits	4096	16

Chapter 6. Instruction List

There are 25 instructions extended for matrix, some are optional for hardware implementations.

catagory	instructions	
matrix multiplication(10)	fmmacc.	float matrix multiplication
	fwmacc.	float widen matrix multiplication
	mmaqa.	signed integer 4x matrix multiplication
	mmaqau.	unsigned integer 4x matrix multiplication
	mmaqasu.	signed-unsigned integer 4x matrix multiplication
	mmaqaus.	unsigned-signed integer 4x matrix multiplication
	pmmaqa.	int4 signed integer matrix multiplication
	pmmaqau.	int4 unsigned integer matrix multiplication
	pmmaqasu.	int4 signed -unsigned integer matrix multiplication
	pmmaqaus.	int4 unsigned -signed integer matrix multiplication
matrix load/store(4)	mld.<b/h/w/d>	matrix load to matrix registers
	mst.<b/h/w/d>	matrix store from matrix registers
	mld<1/2/4/8>m.<b/h/w/d>	load to whole matrix register
	mst<1/2/4/8>m.<b/h/w/d>	store to whole matrix register
matrix movement(1)	mmov.mm/mmov.mv.x	move from/to matrix registers
	mmov.mv.i/	
	mmov.<b/h/w/d>.m.x/	
	mdup.<b/h/w/d>.m.x/	
	mmov.<b/h/w/d>.x.m	
configuration(2)	mcfgi	
	mcfg	
others(2)	mrelease	clear ms to CLEAN
	mzero	

category	instructions	
matrix integer pointwise arithmetic (6)	madd/msub.<s/d>.<mm/mv/mx>.<x/i>	
	mshift.<s/d>.<mm/mv/mx>.<x/i>	
	mn4clip.<s/d>.<mm/mv/mx>.<x/i>	
	mn4clipu.<s/d>.<mm/mv/mx>.<x/i>	
	mmul.<s/d>.<mm/mv/mx>.<x/i>	
	mmulh.<s/d>.<mm/mv/mx>.<x/i>	