
Saturday, November 18, 2017

This experiment is quite simple so I haven't really included many notes.

15:36

Essentially, we just completed the "partially" completed" version of the 7 Segment Decoder by adding the schematic for circuit to produce **out[4]**. This is shown in the figure below.



We then created the bitstream (i.e. the .sof file) and used the programmer to transfer it to the FPGA to make sure that out design was working properly.

Next, we used the "TimeQuest Timing Analyzer" to analyze the timing constraints of the design for different temperatures.

	Input Port	Output Port	RR	RF	FR	FF
1	SW[0]	HEX0[0]	8.469	8.618	8.981	9.138
2	SW[0]	HEX0[1]	8.669	9.017	9.181	9.583
3	SW[0]	HEX0[2]		8.896	9.197	
4	SW[0]	HEX0[3]	8.113	8.212	8.621	8.774
5	SW[0]	HEX0[4]	8.886			9.712
6	SW[0]	HEX0[5]	8.771			9.718
7	SW[0]	HEX0[6]	8.209	8.226	8.720	8.745
8	SW[1]	HEX0[0]	8.127	8.297	8.669	8.821
9	SW[1]	HEX0[1]	8.422	8.719	8.970	9.244
10	SW[1]	HEX0[2]	8.335			9.095
11	SW[1]	HEX0[3]	7.910	7.958	8.461	8.486
12	SW[1]	HEX0[4]		8.871	9.086	
13	SW[1]	HEX0[5]	8.530	8.861	9.079	9.387
14	SW[1]	HEX0[6]	7.867	7.905	8.409	8.429
15	SW[2]	HEX0[0]	8.669	8.893	9.202	9.479
16	SW[2]	HEX0[1]	9.144			9.960
17	SW[2]	HEX0[2]	8.889	9.177	9.422	9.763
18	SW[2]	HEX0[3]	8.585	8.610	9.118	9.151
19	SW[2]	HEX0[4]	9.086	9.467	9.619	10.053
20	SW[2]	HEX0[5]	9.246	9.554	9.779	10.095
21	SW[2]	HEX0[6]	8.409	8.501	8.942	9.087
22	SW[3]	HEX0[0]	8.277	8.488	8.746	8.905
23	SW[3]	HEX0[1]	8.572	8.917	9.186	9.448
24	SW[3]	HEX0[2]	8.505	8.780	8.975	9.198
25	SW[3]	HEX0[3]	8.012	8.108	8.626	8.639
26	SW[3]	HEX0[4]		9.068	9.169	
27	SW[3]	HEX0[5]	8.673	9.052	9.287	9.583
28	SW[3]	HEX0[6]	8.013	8.092	8.483	8.510

	Input Port	Output Port	RR	RF	FR	FF
1	SW[0]	HEX0[0]	8.919	9.101	9.334	9.522
2	SW[0]	HEX0[1]	9.183	9.545	9.606	10.002
3	SW[0]	HEX0[2]		9.427	9.595	
4	SW[0]	HEX0[3]	8.574	8.686	8.996	9.142
5	SW[0]	HEX0[4]	9.369			10.131
6	SW[0]	HEX0[5]	9.275			10.136
7	SW[0]	HEX0[6]	8.648	8.690	9.064	9.112
8	SW[1]	HEX0[0]	8.592	8.789	9.053	9.236
9	SW[1]	HEX0[1]	8.925	9.240	9.387	9.683
10	SW[1]	HEX0[2]	8.845			9.557
11	SW[1]	HEX0[3]	8.369	8.434	8.835	8.882
12	SW[1]	HEX0[4]		9.398	9.504	
13	SW[1]	HEX0[5]	9.024	9.382	9.487	9.827
14	SW[1]	HEX0[6]	8.322	8.379	8.784	8.827
15	SW[2]	HEXO[0]	9.172	9.418	9.605	9.884
16	SW[2]	HEX0[1]	9.666			10.398
17	SW[2]	HEX0[2]	9.437	9.750	9.870	10.216
18	SW[2]	HEX0[3]	9.054	9.103	9.482	9.536
19	SW[2]	HEX0[4]	9.622	10.026	10.055	10.492
20	SW[2]	HEX0[5]	9.757	10.099	10.186	10.533
21	SW[2]	HEX0[6]	8.902	9.008	9.334	9.473
22	SW[3]	HEX0[0]	8.783	9.015	9.151	9.333
23	SW[3]	HEX0[1]	9.121	9.478	9.629	9.910
24	SW[3]	HEX0[2]	9.057	9.356	9.427	9.676
25	SW[3]	HEX0[3]	8.508	8.615	9.016	9.047
26	SW[3]	HEX0[4]		9.630	9.608	
27	SW[3]	HEX0[5]	9.213	9.613	9.720	10.044
28	SW[3]	HEX0[6]	8.508	8.600	8.877	8.919

This first data sheet shows the timings for a "Slow 1100mV 0C Model". The second data sheet shows the timings for a "Slow 1100mV 85C Model". There are several interesting points to mention here:

- 1. The "Slow" essentially tells the software to give us the worst case delay between the cause and the effect.
- 2. For each combination of input/output there are 4 timings (i.e. RR, RF, FR, FF) these show the time delay between a RISE/FALL in the input signal to a RISE/FALL in the output signal.
- 3. For some combinations of signals some data is missing (e.g. **SW[0]** and **HEX0[2]** do not have data for RR). There is no data for these combination of signals because a RISE/FALL in the input never causes a RISE/FALL in the output
- 4. As we increase the temperature, the time delay increases. This is what we would expect since at higher temperatures transistors electron mobility decreases due to an increase in

resistance and since the voltage is kept constant, more time is required to gather this energy.

Finally, we confirmed that the design was using the expected amount of resources (i.e. 4 ALMs and 11 I/O pins). This can be seen in the Figure below.

Fitter Status	Successful - Sat Nov 18 15:57:34 2017
Quartus Prime Version	17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name	ex1_top
Top-level Entity Name	ex1_top
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	4 / 32,070 (< 1 %)
Total registers	0
Total pins	11 / 457 (2 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total RAM Blocks	0/397(0%)
Total DSP Blocks	0/87(0%)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0/6(0%)
Total DLLs	0/4(0%)

Overall, this experiment helped us realize the limits of designing hardware with schematic diagrams.

```
Saturday, November 18, 2017 16:16
```

This experiment is again quite simple since we are essentially just designing the same circuits but with a hardware description language instead of a schematic diagram.

Essentially, we just copied the code representing the decoder can compiled it. The code is shown in the Figure bellow.

```
module hex_to_7seg (out, in);
1
2
3
4
5
6
7
8
9
10
11
12
13
            output [6:0] out;
input [3:0] in;
            reg [6:0]out;
            always @ (*)
               case(in)
                  4'h0:out = 7'b1000000:
                  4'h1:out = 7'b1111001:
                  4'h2:out = 7'b0100100:
                  4'h3:out = 7'b0110000;
14
                  4'h4:out = 7'b0011001;
                  4'h4:out = /'b0011001;

4'h5:out = 7'b0010010;

4'h6:out = 7'b0000010;

4'h7:out = 7'b1111000;

4'h8:out = 7'b0011000;

4'h9:out = 7'b0011000;

4'ha:out = 7'b00000011;

4'hb:out = 7'b000110;
15
16
17
18
19
20
21
22
23
                  4'hc:out = 7'b1000110;
                  4'hd:out = 7'b0100001;
                  4'he:out = 7'b0000110;
24
25
                  4'hf:out = 7'b0001110;
26
                  endcase
            endmodule
```

We then downloaded the **pin_assignment.txt** file and copied the contents in to our Quartus Setting File (i.e. **ex2_top.qsf**).

Finally, we compiled the bitstream for our designed made sure it worked on the FPGA. We copied our **hex_to_7seg.v** file into a folder called **mylib** for future use.

Overall, this experiment allowed us the see the benefits of designing a digital system with a Hardware Description Language such as Verilog rather than a schematic diagram.

Saturday, November 18, 2017 17:11

For this design we created a Top-Level entity called **ex3_top.v** which used the 7 segment decoder that we created in the previous experiment. The Verilog code for the Top-Level entity is shown below.

```
module ex3_top(SW, HEX0, HEX1, HEX2);
input [9:0] SW;
output [6:0] HEX0;
output [6:0] HEX1;
output [6:0]HEX2;

hex_to_7seg SEG0(HEX0, SW[3:0]);
hex_to_7seg SEG1(HEX1, SW[7:4]);
hex_to_7seg SEG2(HEX2, {2'b00,SW[9:8]});
endmodule
```

Effectively, we create 3 instances of the **hex_to_7seg** module. However, in the last instance we have to concatenate 2 zero bits in order to create the 4 bit input signal. The design will also compile and work without the concatenation; however, we though that it was best to include it for clarity.

We compiled the designed and tested it and it worked as expected.

Overall, this experiment underscored the power of using an HDL language such as Verilog since your design can easily be extended by adding a couple of lines of code.

17:20

This was an optional experiment; however, we decided to do it as well.

We wrote the **bin2bcd 10.v** which is shown in the Figure below.

```
module bin2bcd_10(B, BCD_0, BCD_1, BCD_2, BCD_3);
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 23 24 25 6 27 8 33 34 35 6 37 8 39
                  input [9:0] B;
                  output [3:0] BCD_0, BCD_1, BCD_2, BCD_3;
                  wire [3:0] w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12;
                  wire[3:0] a1, a2, a3, a4, a5, a6, a7, a8, a9, a10, a11, a12;
                  add3_ge5 A1 (w1,a1);
                  add3_ge5 A2
                                            (w2,a2);
                  add3_ge5 A3
                                            (w3,a3);
                  add3_ge5 A4
add3_ge5 A5
add3_ge5 A6
add3_ge5 A7
add3_ge5 A8
                                            (w4,a4);
                                            (w5,a5);
                                            (w6,a6);
                                            (w7,a7)
                                            (w8, a8);
                  add3_ge5 A9 (w9,a9);
                  add3_ge5 A10 (w10,a10);
                  add3_ge5 A11 (w11,a11);
                  add3_ge5 A12 (w12,a12);
                 assign w1 = {1'b0, B[9:7]};
assign w2 = {a1[2:0], B[6]};
assign w3 = {a2[2:0], B[5]};
assign w4 = {1'b0, a1[3], a2[3], a3[3]};
assign w5 = {a3[2:0], B[4]};
assign w6 = {a4[2:0], a5[3]};
assign w7 = {a5[2:0], B[3]};
assign w8 = {a6[2:0], a7[3]};
assign w9 = {a7[2:0], B[2]};
assign w10 = {1'b000, a4[3], a6[3], a8[3]};
assign w11 = {a8[2:0], a9[3]};
assign w12 = {a9[2:0], B[1]};
                  assign BCD_0 = {a12[2:0], B[0]};
assign BCD_1 = {a11[2:0], a12[3]};
assign BCD_2 = {w10[2:0], a11[3]};
assign BCD_3 = {(3'b000), a10[3]};
40
41
42
            endmodule
```

We then create a top level design (i.e. **ex4_top.v**) which initially used the **bin2bcd_10.v** to convert the 10bit binary input to the decimal output and we recorded the resources that it used.

```
Flow Status
                                 Successful - Sun Nov 19 12:56:48 2017
Quartus Prime Version
                                 17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name
                                 ex4_top
Top-level Entity Name
                                 ex4_top
Family
                                 Cyclone V
Device
                                 5CSEMA5F31C6
Timing Models
                                 Final
Logic utilization (in ALMs)
                                 37 / 32,070 ( < 1 %)
                                 0
Total registers
Total pins
                                 45 / 457 (10 %)
Total virtual pins
Total block memory bits
                                 0 / 4,065,280 (0 %)
Total DSP Blocks
                                 0/87(0%)
Total HSSI RX PCSs
Total HSSI PMA RX Deserializers
                                 0
Total HSSI TX PCSs
                                 0
Total HSSI PMA TX Serializers
                                 0
Total PLLs
                                 0/6(0%)
Total DLLs
                                 0/4(0%)
```

The top level design was:

```
123456789
            module ex4_top(SW, HEX0, HEX1, HEX2, HEX3, HEX4);
                  input [9:0] SW;
                 output [6:0] HEXO;
output [6:0] HEX1;
output [6:0] HEX2;
output [6:0] HEX3;
output [6:0] HEX4;
                 wire [3:0] BCD0;
wire [3:0] BCD1;
10
11
                 wire [3:0] BCD2;
wire [3:0] BCD3;
12
13
14
                  //wire [3:0] BCD4;
15
16
17
18
                 bin2bcd_10 SEGO(SW[9:0], BCD0[3:0], BCD1[3:0], BCD2[3:0], BCD3[3:0]);
19
20
21
22
23
                 hex_to_7seg SEG1(HEX0[6:0], BCD0[3:0]);
hex_to_7seg SEG2(HEX1[6:0], BCD1[3:0]);
hex_to_7seg SEG3(HEX2[6:0], BCD2[3:0]);
hex_to_7seg SEG4(HEX3[6:0], BCD3[3:0]);
hex_to_7seg SEG5(HEX4[6:0], 4'b0);
24
25
26
            endmodule
```

Next, we did the same thing using the **bin2bcd_16.v** to verify that Quartus will use the same resources due to optimizations.

The top level design was:

```
1
2
3
             module ex4_top(SW, HEX0, HEX1, HEX2, HEX3, HEX4);
                   input [9:0] SW;
output [6:0] HEXO;
output [6:0] HEX1;
  4
5
                   output [6:0] HEX2;
output [6:0] HEX3;
output [6:0] HEX4;
 6
7
8
  9
                   wire [3:0] BCD0;
wire [3:0] BCD1;
10
11
                   wire [3:0] BCD1;
wire [3:0] BCD2;
wire [3:0] BCD3;
wire [3:0] BCD4;
12
13
14
15
16
17
18
                    bin2bcd_16 SEG0(SW[9:0], BCD0[3:0], BCD1[3:0], BCD2[3:0], BCD3[3:0], BCD4[3:0]);
19
                   hex_to_7seg SEG1(HEX0[6:0], BCD0[3:0]);
hex_to_7seg SEG2(HEX1[6:0], BCD1[3:0]);
hex_to_7seg SEG3(HEX2[6:0], BCD2[3:0]);
hex_to_7seg SEG4(HEX3[6:0], BCD3[3:0]);
hex_to_7seg SEG5(HEX4[6:0], BCD4[3:0]);
20
21
22
23
24
25
26
             endmodule
```

After compiling the new design, we verified that it used the same resources.

Flow Status	Successful - Sun Nov 19 12:36:46 2017
Quartus Prime Version	17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name	ex4_top
Top-level Entity Name	ex4_top
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	37 / 32,070 (< 1 %)
Total registers	0
Total pins	45 / 457 (10 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0/87(0%)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0/6(0%)
Total DLLs	0 / 4 (0 %)

Effectively, the optimization that Quartus performs allows us to keep the highest bit module since we can use it with any number of bits that is lower than out initial design.

```
Sunday, November 19, 2017 13:05
```

We copied the $counter_8.v$ code from the experiment handout and set $counter_8.v$ as out top level design. The Verilog code is shown below.

```
itimescale Ins / 100ps //unit time is Ins, resolutions 100ps


module counter_8(
    clock,
    enable,
    count

parameter BIT_SZ = 8;
    input clock;
    input clock;
    input enable;
    output [BIT_SZ-1:0] count;
    reg [BIT_SZ-1:0] count;
    initial count = 0;
    always @ (posedge clock)
    if (enable == 1'bl)
    count <= count + 1'bl;
endmodule</pre>
```

We then ran ModelSim and created the do file (i.e. $\bf tb_counter.do$) in order to test out design. The $\bf tb_counter.do$ code is shown below.

```
add wave clock enable
add wave -hexadecimal count
force clock 0 0, 1 lons -repeat 20ns
force enable 1
run 100ns
force enable 0
run 100ns
force enable 0
run 100ns
force enable 1
run 100ns
```

The part waveform from the simulations is shown below:



From the waveform we can deduce that the counter seems to be working!

Overall, this experiment helped us understand how to use ModelSim and the "step" command in order to debug and test out designs.

```
Sunday, November 19, 2017 13:55
```

We modified the **counter_8.v** to extend it to a 16-bit counter. The code for **counter_16.v** is shown below.

```
1
3
4
5
6
7
8
9
10
        timescale 1ns / 100ps //unit time is 1ns, resolutions 100ps
     ⊟module counter_16(
| clock,
           enablé,
           reset,
           count
      );
           parameter BIT_SZ = 16;
           input clock;
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
           input enable;
           input reset;
output [BIT_SZ-1:0] count;
           reg [BIT_SZ-1:0] count;
           initial count = 0;
           always @ (posedge clock)
     begin
               if (reset == 1'b1)
                  count <= 1'b0;
               else if (enable == 1'b1)
                  count <= count + 1'b1;</pre>
           end
28
       endmodule
```

Next, we added all the modules that our top level design will depend on to the project. The top level design (i.e. **ex6_top.v**) is shown below.

```
⊟module ex6_top(
 23
           KEY,
          CLOCK_50,
 4
          HEX0,
5
6
7
8
9
          HEX1,
          HEX2,
          HEX3,
          HEX4
      );
11
           input [3:0] KEY;
12
13
14
15
16
17
          input CLOCK_50;
          output [6:0] HEXO, HEX1, HEX2, HEX3, HEX4;
          wire [15:0] count;
18
          wire [3:0] BCD0, BCD1, BCD2, BCD3, BCD4;
19
20
21
22
23
24
25
26
27
28
29
30
          counter_16 COUNTER(CLOCK_50, ~KEY[0], ~KEY[1], count[15:0]);
          bin2bcd_16 BIN2BCD(count, BCD0, BCD1, BCD2, BCD3, BCD4);
          hex_to_7seg HEX_TO_7SEG1(HEX0, BCD0);
           hex_to_7seg HEX_TO_7SEG2(HEX1, BCD1);
          hex_to_7seg HEX_TO_7SEG3(HEX2, BCD2);
hex_to_7seg HEX_TO_7SEG4(HEX3, BCD3);
          hex_to_7seg HEX_TO_7SEG5(HEX4, BCD4);
31
       endmodule
```

Next, we create the Synopsis Delay Constraint file (i.e. **ex6_top.sdc**) which defines the clock frequency that our design uses (i.e. 50MHz). The SDC file is shown below.

```
1 ⊟create_clock -name "CLOCK_50" -period 20.000ns [get_ports {CLOCK_50}]
```

After generating the TimeQuest analysis, we can find the FMAX for LOW and HIGHT temperatures (i.e. 0C, 85C). The maximum frequencies are shown below.

SIc	Slow 1100mV 0C Model Fmax Summary				
	Fmax	Restricted Fmax	Clock Name	Note	
1	422.12 MHz	422.12 MHz	CLOCK_50		

Slow 1100mV 85C Model Fmax Summary				
	Fmax	Restricted Fmax	Clock Name	Note
1	444.64 MHz	444.64 MHz	CLOCK 50	


What is interesting here, is that the Fmax for a higher temperature is higher than the Fmax for a lower temperature. According to our conclusions form Exercise 1, we would expect the opposite to happen.

In fact, there are 2 factors that affect the Fmax. One is the Resistance of the circuit which will increase with temperature causing the overall electron mobility to decrease. Another is the threshold voltage of

the transistor which also varies with temperature.

In this case, we can say that the overall effect of the threshold voltage difference between the 2 temperatures had a greater effect on the Fmax than the increase in resistance which leads to these results.

From this report, we can also see the slack times for both the Setup and Hold times. Since neither of the slack times are zero, we can conclude that the "bottleneck" of the circuit is the actual clock.



Slow 1100mV 85C Model Hold Summary				
	Clock	Slack	End Point TNS	
1	CLOCK_50	0.368	0.000	

Slow 1100mV 0C Model Setup Summary				
Clock		Slack	End Point TNS	
1	CLOCK_50	17.631	0.000	

Slow 1100mV 0C Model Hold Summary				
	Clock	Slack	End Point TNS	
1	CLOCK_50	0.369	0.000	

The TimeQuest report is red because we haven't provided constraints for the various inputs and outputs to the circuit (i.e. the KEYS and the HEX display). As we can see from the figure bellow, TimeQuest does not have any information for these inputs/outputs.

Unco	Unconstrained Input Ports			
	Input Port	Comment		
1	KEY[0]	No input delay, min/max delays, false-path exceptions, or max skew assignments found		
2	KEY[1]	No input delay, min/max delays, false-path exceptions, or max skew assignments found		

Out design uses the following resources:

Flow Summary	
Flow Status	Successful - Tue Nov 21 10:10:42 2017
Quartus Prime Version	16.0.0 Build 211 04/27/2016 SJ Standard Edition
Revision Name	ex6_top
Top-level Entity Name	ex6_top
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	99 / 32,070 (< 1 %)
Total registers	16
Total pins	38 / 457 (8 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0/6(0%)
Total DLLs	0/4(0%)

As we can see from the figure above, we are using 16 registers because of the 16 bit counter and 38 pins because we have 2 Keys as inputs and 5 7-segment displays (i.e. 2 + 7 * 5 = 37)

Furthermore, if we go to **tools > Technology Map Viewer (Post-Mapping)** we could theoretically understand where exactly out design uses all the ALMs.

We compiled the .sof for the Cascade Counter. It worked! :D

The clktick_16.v and the ex6_top.v are shown below.

```
□module clktick_16(
 2
       clkin,
       tick);
 4
5
6
7
           parameter N_BIT = 16;
           parameter N = 49999;
 8
           input clkin;
          output tick;
10
11
          reg [N_BIT-1:0] count;
12
13
          reg tick;
14
           initial tick = 1'b0;
15
           initial count = 16'b0;
16
17
           always @ (posedge clkin)
18
     begin
19
     if (count == 0)
20
              begin
21
22
23
24
25
26
27
                 tick <= 1'b1;
                 count <= N;
              end
              else
     begin
                 tick <= 1'b0;
                 count <= count + 1'b1;
28
29
              end
           end
30
31
       endmodule
```

```
2
      KEY,
 3
            CLOCK_50,
 4
            HEX0,
 5
            HEX1,
 6
7
            HEX2,
            HEX3,
 8
            HEX4
 9
       );
10
11
            input [1:0] KEY;
12
            input CLOCK_50;
13
14
            output [6:0] HEXO, HEX1, HEX2, HEX3, HEX4;
15
16
17
            wire [15:0] count;
            wire tick, enable;
18
19
            wire [3:0] BCDO, BCD1, BCD2, BCD3, BCD4;
20
21
22
23
24
25
            counter_16 COUNTER(CLOCK_50, enable, ~KEY[1], count[15:0]);
            clktick_16 TICKER(CLOCK_50, tick);
26
            bin2bcd_16 BIN2BCD(count, BCD0, BCD1, BCD2, BCD3, BCD4);
27
28
29
30
           hex_to_7seg HEX_TO_7SEG1(HEX0, BCD0);
hex_to_7seg HEX_TO_7SEG2(HEX1, BCD1);
hex_to_7seg HEX_TO_7SEG3(HEX2, BCD2);
hex_to_7seg HEX_TO_7SEG4(HEX3, BCD3);
31
32
            hex_to_7seg HEX_TO_7SEG5(HEX4, BCD4);
33
34
            assign enable = (tick & ~KEY[0]);
35
36
        endmodule
```

Sunday, November 19, 2017 15:54

Here is the code:

```
1
2
3
4
5
6
7
8
9
       //polynomial 1 + x + x^7
       module LFSR_7(data_out, clk);
           input clk;
           output [7:1] data_out;
           reg [7:1] sreg;
11
12
           initial sreg = 7'b1;
13
           always @ (posedge clk)
14
15
     begin
              sreg <= {sreg[6:1], sreg[1] ^ sreg[7]};
16
17
18
19
           assign data_out = sreg;
20
       endmodule
```

```
⊡module ex7_top(
1
2
3
4
5
6
7
8
9
       KEY,
       HEXÓ,
       HEX1
      );
          input [3:0] KEY;
          output [6:0] HEXO, HEX1;
          wire [6:0] data_out;
11
12
13
          LFSR_7 LFSR(data_out, ~KEY[3]);
14
          hex_to_7seg SEGO(HEXO, data_out[3:0]);
15
          hex_to_7seg SEG1(HEX1, {1'b0, data_out[6:4]});
16
17
       endmodule
```

It worked!


Friday, December 1, 2017 10:26

This is the code:

```
ex8_top.v
                                                                         delay.v
                                                                                                       •
                                                                    268
     ⊟module ex8_top(
 23
       CLOCK_50,
       KEY,
 456789
       HEXÓ,
       HEX1,
       HEX2,
       HEX3,
       HEX4
       LEDR);
10
           input CLOCK_50;
input [3:0] KEY;
11
12
13
           output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4;
output [9:0] LEDR;
14
15
16
17
           wire CLOCK_1MS, TICK_500MS;
           wire time_out;
18
19
           wire en_lfsr, start_delay;
20
21
           wire [5:0] RANDOM;
wire [3:0] BCDO, BCD1, BCD2, BCD3, BCD4;
22
23
           clkdiv_16 DIV0(CLOCK_50, CLOCK_1MS, 16'd50000, 1'b1);
           clktick_16 TICKO(CLOCK_1MS, TICK_500MS, 16'd500, 1'b1);
LFSR_6 LFSR(en_lfsr, CLOCK_1MS, RANDOM);
24
25
26
           ex8_fsm FSM(CLOCK_1MS, TICK_500MS, ~KEY[3], time_out, en_lfsr, start_delay, LEDR[9:0]);
27
28
           delay D0((RANDOM * 250), CLOCK_1MS, start_delay, time_out);
29
30
31
           bin2bcd_16 BIN2BCD((RANDOM * 250), BCD0, BCD1, BCD2, BCD3, BCD4);
32
           hex_to_7seg SGO(HEXO, BCDO);
           hex_to_7seg SG1(HEX1, BCD1);
hex_to_7seg SG2(HEX2, BCD2);
hex_to_7seg SG3(HEX3, BCD3);
33
34
35
36
           hex_to_7seg SG4(HEX4, BCD4);
37
38
       endmodule
```

```
ex8_top.v
                                                                  delay.v
                                                             267
                                                             268
      //polynomial 1 + X + X^6
 2345678
      module LFSR_6(en, clk, prbs);
          input clk;
          input en;
          output [6:1] prbs;
 9
10
          reg [6:1] sreg;
11
12
          initial sreg = 7'b1;
13
14
          always @ (posedge clk)
15
          begin
if(en == 1'b1)
     16
17
                 sreg <= {sreg[5:1], sreg[1] ^ sreg[6]};
18
          end
19
20
21
22
23
          assign prbs = sreg;
      endmodule
```

```
×
                                                                 delay.v
                  ex8_top.v
                                                            267
                                                            268
module delay(N, clk, trigger, time_out);
          input [15:0] N;
input clk;
input trigger;
          output time_out;
          reg [15:0] count;
          reg time_out;
          initial count = 16'b0;
          initial time_out = 1'b0;
          always @ (posedge clk)
         begin
if(trigger == 1'b1)
     ₽
     ᆸ
             begin
                 if(count == N)
                    time_out <= 1'b1;
                 else
                    count <= count + 1'b1;
             end
             else
             begin
     count <= 0:
                 time_out <= 0;
             end
          end
31
      endmodule
```



```
COUNT5: if(tick == 1'b1) state <= COUNT6;
COUNT6: if(tick == 1'b1) state <= COUNT7;
  49
                          COUNT7: if(tick == 1'b1) state <= COUNT8;
  50
                          COUNT8: if(tick == 1'b1) state <= COUNT9;

COUNT9: if(tick == 1'b1) state <= COUNT10;

COUNT10: if(time_out == 1'b1) state <= WAIT
  51
52
53
54
                          default: ; //do nothing
  55
                     endcase
  56
57
                end
  58
                //ouput combinational logic
  59
                always @ (*)
  60
         begin
  61
                     case (state)
         62
         WAIT: begin
                                    en_lfsr <= 1'b1;
start_delay <= 1'b0;
ledr <= 10'b0000000000;
  63
  64
  65
  66
                                    end
                          COUNTO:
  67
         begin
                                         en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b0000000000;
  68
  69
  70
  71
                                          end
  72
73
        \dot{\Box}
                                         begin
                          COUNT1:
                                         en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1000000000;
  74
  75
  76
77
                                          end
         COUNT2:
                                         begin
  78
                                         en_lfsr <= 1'b0;
                                         start_delay <= 1'b0;
ledr <= 10'b1100000000;
  79
  80
  81
                                          end
  82
        \Box
                          COUNT3:
                                         begin
                                         en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1110000000;
  83
  84
  85
 86
  87
         COUNT4:
                                         begin
 88
89
                                         en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1111000000;
  90
  91
 92
93
         COUNT5:
                                         begin
                                         en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1111100000;
  94
 95
 96
                                          end
 97
        \dot{\Box}
                          COUNT6:
                                         begin
 98
                                         en_lfsr <= 1'b0;
                                         start_delay <= 1'b0;
ledr <= 10'b1111110000;
 99
100
101
                                          end
        \Box
102
                          COUNT7:
                                         begin
                                         en_lfsr <= 1'b0;
103
                                         start_delay <= 1'b0;
ledr <= 10'b1111111000;
104
105
106
                                          end
        F
107
                          COUNT8:
                                         begin
                                         en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1111111100;
108
109
110
111
                                         end
                          COUNT9:
112
        begin
                                         en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1111111110;
113
114
115
116
                                          end
                          COUNT10: begin
117
        en_lfsr <= 1'b0;
start_delay <= 1'b1;
ledr <= 10'b111111111;
118
119
120
121
122
                                         end
                          default: ; //do nothing
123
                     endcase
                end
```

```
default: ; //do nothing
endcase
end
end
endmodule
```

I used one hot encoding because the FPGA is a register rich architecture. Furthermore, I used a 6 bit LFSR since we effectively need $\frac{16}{0.25}=64$ different values. Effectivelly, we only have 63 different values since we we will never have 0. As a result, the maximum delay will only go up to 15.75 seconds. We could add another bit and use a 7 bit LFSR to fix this; however, I didn't really think it was that big of a deal.

Delay is effectively 16 bit, we could have easily used a 7 bit counter but I don't think it matters that much since Quartus will just simplify the design.


Another issue is that in the top level design (i.e. **ex8_top**) we simply multiply the **RANDOM** 6 bit number by 250. A better solution would be to specifically use IP multiplier provided by Altera in order to multiply the numbers which would allow Quartus to use the space much more effectively.

Furthermore, the **clocktick_16** module has been modified so that its data input is reduced by 1. Thus for the tick 500 module the data input is 500 instead of 499.

Friday, December 1, 2017 11:10

This is the code

```
ex9 top.v*
                                                                                                                          ×
            50 ₹
         ⊟module ex9_top(
|CLOCK_50,
1
3
4
5
6
7
8
9
           KEY,
HEXO,
           HEX1,
           HEX2,
           HEX3,
           HEX4
           LEDR);
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
33
33
34
35
36
37
38
                   input CLOCK_50;
                  input [3:0] KEY;
                  output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4;
output [9:0] LEDR;
                 wire CLOCK_1MS, TICK_500MS;
wire time_out;
wire en_lfsr, start_delay, en_counter, reset_counter;
wire [5:0] RANDOM;
wire [3:0] BCD0, BCD1, BCD2, BCD3, BCD4;
wire [15:0] COUNT;
                  clkdiv_16 DIV0(CLOCK_50, CLOCK_1MS, 16'd50000, 1'b1);
clktick_16 TICK0(CLOCK_1MS, TICK_500MS, 16'd500, 1'b1);
LFSR_6 LFSR(en_lfsr, CLOCK_1MS, RANDOM);
                  ex9_fsm FSM(CLOCK_1MS, TICK_500MS, ~KEY[3], time_out, en_lfsr, start_delay, LEDR[9:0], ~KEY[0], en_counter,
                  reset_counter);
                  delay DO((RANDOM * 250), CLOCK_1MS, start_delay, time_out);
counter_16(CLOCK_1MS, en_counter, reset_counter, COUNT);
                 bin2bcd_16 BIN2BCD(COUNT, BCD0, BCD1, BCD2, BCD3, BCD4);
hex_to_7seg SG0(HEX0, BCD0);
hex_to_7seg SG1(HEX1, BCD1);
hex_to_7seg SG2(HEX2, BCD2);
hex_to_7seg SG3(HEX3, BCD3);
hex_to_7seg SG4(HEX4, BCD4);
39
40
41
            endmodule
```




```
COUNT1: if(tick == 1'b1) state <= COUNT2;
COUNT2: if(tick == 1'b1) state <= COUNT3;
COUNT3: if(tick == 1'b1) state <= COUNT4;
COUNT4: if(tick == 1'b1) state <= COUNT5;
COUNT5: if(tick == 1'b1) state <= COUNT6;
COUNT6: if(tick == 1'b1) state <= COUNT7;
COUNT7: if(tick == 1'b1) state <= COUNT8;
COUNT8: if(tick == 1'b1) state <= COUNT8;
COUNT9: if(tick == 1'b1) state <= COUNT9;
COUNT10: if(tick == 1'b1) state <= COUNT10;
COUNT10: if(time_out == 1'b1) state <= WAIT_REACTION;
WAIT_REACTION: if(reaction == 1'b1) state <= WAIT;
default: ; //do nothing
           49
          50
51
52
53
54
55
56
57
58
59
60
                                                                                                     default: ; //do nothing
                                                                                    endcase
                                                                 end
          61
62
63
64
65
                                                               //ouput combinational logic always @ (*) begin
                                    666
6768
6970
7172
7374
7576
778
7980
8182
                                                                                   case (state)
                                                                                                se (state)
WAIT: begin
    en_lfsr <= 1'b1;
    start_delay <= 1'b0;
    ledr <= 10'b0000000000;
    en_counter <= 1'b0;
    reset_counter <= 1'b0;</pre>
                                                                                                                                           end
                                                                                                    COUNTO: begin
                                                                                                                                                          begin
en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b00000000000;
en_counter <= 1'b0;
reset_counter <= 1'b0;</pre>
                                                                                                                                                             end
                                                                                                                                                       COUNT1:
      83
84
85
86
87
88
89
90
91
92
93
94
                                                                                                                                                            en_counter <= 1'b0;
reset_counter <= 1'b0;
                                                                                                                                                             end
                                                                                                    COUNT2:
                                                                                                                                                           begin
                                                                                                                                                          begins
en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1100000000;
en_counter <= 1'b0;
reset_counter <= 1'b0;</pre>
                                                                                                                                                     end begin en_lfsr <= 1'b0; start_delay <= 1'b0; ledr <= 10'b1110000000; en_counter <= 1'b0; reset_counter <= 1'b0;
                                COUNT3:
     96
97
98
99
100
101
                                                                                                                                                        end
                                COUNT4:
102
                                                                                                                                                      begin
                                                                                                                                                      begin
en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1111000000;
en_counter <= 1'b0;
reset_counter <= 1'b0;</pre>
103
104
105
106
107
108
                                                                                                                                                        end
                                                                                                                                                    begin
en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1111100000;
109
                                 ᆸ
                                                                                                COUNT5:
110
111
112
113
114
                                                                                                                                                       en_counter <= 1'b0;
reset_counter <= 1'b0;
115
                                                                                                                                                        end
116
117
                                                                                                COUNT6:
                                                                                                                                                      begin
                                                                                                                                                      en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b1111110000;
en_counter <= 1'b0;
reset_counter <= 1'b0;
118
119
120
121
122
123
                                                                                                                                                        end
                                                                                                COUNT7:
                                                                                                                                                      begin
124
125
                                                                                                                                                      begin color begin begin begin color c
126
127
128
129
                                                                                                                                                        end
130
                                 COUNT8:
                                                                                                                                                       begin
                                                                                                                                                      begin
en_lfsr <= 1'b0;
start_delay <= 1'b0;
ledr <= 10'b11111111100;
en_counter <= 1'b0;
reset_counter <= 1'b0;</pre>
131
132
133
134
135
136
                                                                                                                                                        end
```


Effectively, the only thing that changes is the top_level desing and the fsm. We also added a counter to count the number of ms until the user responds.

17:53

The Diagram is shown below.



Below you can see the expected timing diagram of the SPI interface signals when a word 10'h23b is sent to the DAC.



We can confirm this through the use of ModelSim.

We created a do file shown below

```
H:/VERI/PART3/ex10/simulation/modelsim/spi2dac.do - Default

Ln#

add wave data_in sysclk load dac_sdi dac_cs dac_sck dac_ld


force data_in 001000111011

force sysclk 0 0, 1 10ns -repeat 20ns

force load 0 0, 1 40ns, 0 80ns

run 30000ns
```

After running the do file, we generated the following diagram .





Which confirms our original sketch of the output waveforms.

We created the **ex_10_top.v** shown below.

```
| Immodule ex_10_top(SW, CLOCK_50, DAC_CS, DAC_SDI, DAC_LD, DAC_SCK)
| input [9:0] SW;
| input CLOCK_50;
| output DAC_CS, DAC_SDI, DAC_LD, DAC_SCK;
| wire TICK_10KHz;
| clktick_16 OBJ1(CLOCK_50, TICK_10KHz, 16'd5000, 1'b1);
| spi2dac OBJ2(CLOCK_50, SW, TICK_10KHz, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
| endmodule
| endmodule
```

We can also confirm the ModelSim output through the use of the oscilloscope.






The green signal is the DAC_SCK and the yellow signal is the DAC_SDI. The first Image shows the output for a **SW[9:0] = 10'b0** and the second Image shows the output for a **SW[9:0] = 10'b0101000000**. These results confirm our expectations.

Looks Gucci.

28 November 2017 11:15

The top level design is shown below.




```
⊟module ex11_top(SW, CLOCK_50, DAC_CS, DAC_SDI, DAC_LD, DAC_SCK, PWM_OUT
123456789
         input [9:0] SW;
         input CLOCK_50;
         output DAC_CS, DAC_SDI, DAC_LD, DAC_SCK;
         output PWM_OUT;
         wire TICK_10KHz;
10
11
         clktick_16 OBJ1(CLOCK_50, TICK_10KHz, 16'd5000, 1'b1);
12
13
14
15
         pwm OBJ2(CLOCK_50, SW, TICK_10KHz, PWM_OUT);
         spi2dac OBJ3(CLOCK_50, SW, TICK_10KHz, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
16
17
      endmodule
```


The code for the pwm module is shown below.

```
module pwm(clk, data_in, load, pwm_out);
 1
2
3
           input clk;
input [9:0] data_in;
input load;
 4
5
6
7
8
9
           output pwm_out;
           reg [9:0] d;
reg [9:0] count;
10
           reg pwm_out;
11
12
13
           initial count = 10'b0;
14
15
16
17
           always @ (posedge clk)
               if (load == 1'b1) d <= data_in;
           always @ (posedge clk) begin
18
19
20
21
22
23
24
               count <= count + 1'b1;
               if (count > d)
                   pwm_out <= 1'b0;
               else
                   pwm_out <= 1'b1;
               end
25
       endmodule
```

The switches **SW[9:0]** effectively allow us to vary the duty cycle of the pulse width modulator. Which increases the voltage at **TP9** (i.e. after it pulse is passed though the integrator). The voltage at **TP9** varies from 0V to 3.3V.

We can confirm our expectations through the use of the oscilloscope.








The first Image has tp5 (i.e. the duty cycle) on the green signal and TP8 (i.e. the analogue output from the DAC) on the yellow channel.

The second and third Image show TP9 (i.e. the low pass filter analogue output) on the green channel and TP8 (i.e. the analogue output from the DAC) on the yellow channel. As you can see from the 2 images, the max output from the low-pass filter is slightly higher than the max output from the DAC). However, effectively, the two signals will follow each other.

The Diagram is shown below.



The Code for the top level design is shown below.

```
⊟module ex12_top(
|CLOCK_50,
1
3
4
5
6
7
8
9
       SW, HEXO, HEX1, HEX2, HEX3, HEX4
            input CLOCK_50;
           input [9:0] SW;
output [6:0] HEXO;
output [6:0] HEX1;
output [6:0] HEX2, HEX3, HEX4;
           wire [9:0] ROM_OUT;
wire [3:0] BCD0, BCD1, BCD2, BCD3, BCD4;
11
12
13
14
15
16
17
18
19
20
21
           ROM OBJ1(SW, CLOCK_50, ROM_OUT);
           bin2bcd_16 OBJ2({6'b0,ROM_OUT}, BCD0, BCD1, BCD2, BCD3, BCD4);
            hex_to_7seg OBJ3(HEXO, BCDO);
            hex_to_7seg OBJ4(HEX1, BCD1);
            hex_to_7seg OBJ5(HEX2, BCD2);
            hex_to_7seg OBJ6(HEX3, BCD3);
22
23
           hex_to_7seg OBJ7(HEX4, BCD4);
24
        endmodule
```

The Code for the ROM is shown below.

```
⊟module ROM (
 41
                 address,
 42
                 clock,
 43
                 q);
 44
 45
                 input [9:0] address;
 46
                               clock;
                 input
                                 [9:0]
 47
                 output
 48
             `ifndef ALTERA_RESERVED_QIS
 49
            // synopsys translate_off
 50
             endif
                               clock;
 51
                 tri1
 52
53
              ifndef ALTERA_RESERVED_QIS
            // synopsys translate_on
 54
              endif
 55
                 wire [9:0] sub_wire0;
wire [9:0] q = sub_wire0[9:0];
 56
 57
 58
 59
         altsyncram altsyncram_component (
 60
                                  .address_a (address),
 61
                                  .clock0 (clock)
 62
                                 .q_a (sub_wire0),
                                 .q_a (Sub_Wiles),

.aclr0 (1'b0),

.aclr1 (1'b0),

.address_b (1'b1),

.addressstall_a (1'b0),

.addressstall_b (1'b0),

butcona a (1'b1).
 63
 64
 65
 66
 67
                                 .duresstari_b (1

.byteena_a (1'b1),

.byteena_b (1'b1),

.clock1 (1'b1),

.clocken0 (1'b1),

.clocken1 (1'b1),

.clocken2 (1'b1),

.clocken3 (1'b1),
 68
 69
 70
 71
 72
 73
 74
                                 .data_a ({10{1'b1}}),
.data_b (1'b1),
 75
 76
 77
                                 .eccstatus (),
                                 .q_b (),

.rden_a (1'b1),

.rden_b (1'b1),


.wren_a (1'b0),

.wren_b (1'b0));
 78
 79
 80
 81
 82
 83
                 defparam
                      altsyncram_component.address_aclr_a = "NONE",
altsyncram_component.clock_enable_input_a = "BYPASS"
 84
 85
                      altsyncram_component.clock_enable_input_a = BYPASS,
altsyncram_component.clock_enable_output_a = "BYPASS",
altsyncram_component.init_file = "./rom_data.mif/rom_data.mif",
altsyncram_component.intended_device_family = "Cyclone V",
 86
 87
 88
 89
                       altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO".
                       altsyncram_component.lpm_type = "altsyncram",
 90
                       altsyncram_component.numwords_a = 1024,
altsyncram_component.operation_mode = "ROM",
altsyncram_component.outdata_aclr_a = "NONE",
altsyncram_component.outdata_reg_a = "CLOCKO",
 91
 92
 93
 94
 95
                       altsyncram_component.widthad_a = 10,
 96
                       altsyncram_component.width_a = 10,
 97
                       altsyncram_component.width_byteena_a = 1;
 98
 99
100
            endmodule
```

Overall, the switches generate a binary number which is used as an address that corresponds to a value of the sine wave.

Tuesday, December 5, 2017 09:44

The Diagram is shown below.



The Code is shown below

```
1
      module ex13_top(CLOCK_50, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT);
 2
          input CLOCK_50;
 4
5
6
7
8
9
          output DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT;
          wire TICK_10KHz;
          wire [9:0] DATA;
          wire [9:0] count;
10
          reg reset_counter;
11
12
13
          initial reset_counter = 1'b0;
14
          clktick_16 OBJ1(CLOCK_50, TICK_10KHz, 16'd5000, 1'b1);
15
          counter_16 OBJ2(CLOCK_50, TICK_10KHz, reset_counter, count);
16
17
          ROM OBJ3(count, TICK_10KHz, DATA);
18
19
          spi2dac OBJ4(CLOCK_50, DATA, TICK_10KHz, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
20
21
22
          pwm OBJ5(CLOCK_50, DATA, TICK_10KHz, PWM_OUT);
          always @ (posedge CLOCK_50)
23
     begin
24
             if(count == 16'd1023)
25
                reset_counter <= 1'b1;
26
27
             else
                reset_counter <= 1'b0;
28
          end
29
30
          endmodule
```


Overall, the switches generate a binary number which is used as an address that corresponds to a value of the sine wave.

The frequency of the sine wave will be:

$$\frac{50 \times 10^6}{5000 \times 1024} \approx 9.77 Hz$$


We can confirm this through the use of the oscilloscope





20:52

The Diagram is shown below.



The code for the top level design file (i.e. ex14_top.v) is shown below.

```
⊟module ex14_top(
 234567
      CLOCK_50,
      SW,
      HEXO, HEX1, HEX2, HEX3, HEX4,
      DAC_SDI, DAC_CS, DAC_SCK, DAC_LD,
      PWM_OUT);
 8
9
          input CLOCK_50;
          input [9:0] SW;
10
11
12
13
14
          output [6:0] HEXO, HEX1, HEX2, HEX3, HEX4;
          output DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT;
          wire TICK_10KHz;
wire [9:0] DATA;
wire [3:0] BCD0, BCD1, BCD2, BCD3, BCD4;
15
16
17
          wire [23:0] MULT_RES;
18
19
20
21
22
23
24
25
26
27
28
29
30
          reg [9:0] COUNT;
          initial COUNT = 10'b0;
          clktick_16 OBJ1(CLOCK_50, TICK_10KHz, 16'd5000, 1'b1);
          ROM OBJ3(COUNT, TICK_10KHz, DATA);
          spi2dac OBJ4(CLOCK_50, DATA, TICK_10KHz, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
          pwm OBJ5(CLOCK_50, DATA, TICK_10KHz, PWM_OUT);
31
32
33
34
35
          MULT OBJ2(SW, MULT_RES);
          bin2bcd_16 OBJ6({2'b0, MULT_RES[23:10]}, BCD0, BCD1, BCD2, BCD3, BCD4);
          hex_to_7seg OBJ7(HEXO, BCDO);
36
37
38
39
40
          hex_to_7seg OBJ8(HEX1, BCD1);
          hex_to_7seg OBJ9(HEX2, BCD2);
          hex_to_7seg OBJ10(HEX3, BCD3);
          hex_to_7seg OBJ11(HEX4, BCD4);
41
          always @ (posedge TICK_10KHz)
42
             COUNT <= COUNT + SW;
43
          endmodule
```

The **MULT** module was created through the Quartus IP Catalog (i.e. **IP Catalog > LPM_MULT**) and simply fill in the form given.

The frequency of the wave generates is going to be:


$$\frac{SW \times 50 \times 10^6}{5000 \times 1024} = \frac{SW \times 10000}{1024}$$

Thus, in order to display the actual frequency of the sine wave generated we first have to multiply the switch value by a constant (i.e. 14'd10000) and then divide by 1024 (i.e. 2^{10}) which is equivalent to shifting our binary number by 10 bits to the right. Therefore, we only take the top 14 bits of the 24 bit result of the multiply and diregard the last 10 bits. Effectivelly, a very clever was of dividing by a constant (the fact that it is a power of 2 is what allows us to do this). This saves space on the FPGA.



Pk-Pk(1):

3.6V



Freq(1): 29.323Hz

However, as shown in the Images above (Yellow = TP8, Green = TP9) as we increase the step we skip (i.e. the value of **SW[9:0]**) the "resolution" of the sine wave will decrease.

Using the switches, a 439Hz sine wave was produced.

2.487

//Could Add some more comments here

3.30V

Experiment 15

05 December 2017 15:15

The code is shown below.

```
⊟module ex15_top(
       CLOCK_50,
 3
       HEXO, HEX1, HEX2, HEX3, HEX4,
       DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, ADC_SDI, ADC_CS, ADC_SCK, ADC_SDO, PWM_OUT);
 4
 5
 6
7
8
9
           parameter channel = 1'b0;
10
           input CLOCK_50;
11
           input ADC_SDO;
12
13
           output ADC_CS, ADC_SCK, ADC_SDI;
14
           output [6:0] HEXO, HEX1, HEX2, HEX3, HEX4;
15
           output DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT;
16
17
           wire TICK_10KHz;
18
           wire [9:0] DATA;
wire [9:0] a2d_data;
wire [3:0] BCD0, BCD1, BCD2, BCD3, BCD4;
19
20
22
23
           wire [23:0] MULT_RES;
24
           reg [9:0] COUNT;
25
26
27
           initial COUNT = 10'b0;
28
           clktick_16 OBJ1(CLOCK_50, TICK_10KHz, 16'd5000, 1'b1);
29
30
           ROM OBJ3(COUNT, TICK_10KHz, DATA);
31
32
           spi2dac OBJ4(CLOCK_50, DATA, TICK_10KHz, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
33
           spi2adc SPI_ADC(
     .sysclk (CLOCK_50),
.channel (1'b0),
35
36
37
                                                                          //set Channel O for the potentiometer
              .start (TICK_10KHz),
.data_from_adc (a2d_data),
38
39
               .data_valid (data_valid),
                                                                          //not used
40
               .sdata_to_adc (ADC_SDI),
              .adc_cs (ADC_CS),
.adc_sck (ADC_SCK)
41
42
43
               .sdata_from_adc (ADC_SDO));
44
45
           pwm OBJ5(CLOCK_50, DATA, TICK_10KHz, PWM_OUT);
46
           mult_24 OBJ2(DATA,MULT_RES);
48
           bin2bcd_16 OBJ6({2'b0, MULT_RES[23:10]}, BCD0, BCD1, BCD2, BCD3, BCD4);
49
50
51
           hex_to_7seg OBJ7(HEX0, BCD0);
           hex_to_7seg OBJ8(HEX1, BCD1);
53
           hex_to_7seg OBJ9(HEX2, BCD2);
54
55
           hex_to_7seg OBJ10(HEX3, BCD3);
hex_to_7seg OBJ11(HEX4, BCD4);
56
           always @ (posedge TICK_10KHz)
    COUNT <= COUNT + a;</pre>
57
58
59
           endmodule
60
```


It worked.

Experiment 16

05 December 2017

10:18

The Diagram for the Experiment shown below.



```
Module name: ex16_top
Function: top level module - pass audio input to output directly
  2
                 Creator: Peter Cheung
Version: 2.0
  4
  5
                 Version:
  6
7
                Date:
                                  10 Nov 2016
  .
8
9
        ☐ module ex16_top (CLOCK_50, SW, HEX0, HEX1, HEX2, DAC_SDI, DAC_SCK, DAC_CS, DAC_LD, ADC_SDI, ADC_SCK, ADC_CS, ADC_SDO, PWM_OUT);
10
11
12
13
                                                                 // DEO 50MHz system clock // 10 slide switches to specify address to ROM \,
                 input
                                      CLOCK_50;
14
                 input [9:0] SW;
                 output [6:0] HEXO, HEX1, HEX2;
output DAC_SDI; //S
output DAC_SCK;
15
16
17
                                                         1, HEX2;

//Serial data out to SDI of the DAC

//Serial clock signal to both DAC and ADC

//Chip select to the DAC, low active

//Load new data to DAC, low active

//Serial data out to SDI of the ADC

// ADC Clock signal

//Chip select to the ADC, low active

//Converted serial data from ADC

// PWM output to R channel
18
                 output
                                      DAC_CS;
19
20
21
22
23
24
25
26
27
                                      DAC_LD;
                 output
                 output
                                      ADC_SDÍ;
ADC_SCK;
                 output
                                      ADC_CS;
                 output
                                      ADC 5DO:
                                      PWM_OUT;
                 output
                                                           // internal clock at 10kHz
// converted data from ADC
// processed data to DAC
                                      tick_10k:
                 wire
                wire [9:0] data_in;
wire [9:0] data_out;
28
29
                                      data_valid;
DAC_SCK, ADC_SCK;
                 wire
30
31
32
33
34
                clktick_16 GEN_10K (CLOCK_50, 1'b1, 16'd4999, tick_10k); // generate 10KHz sampl spi2dac SPI_DAC (CLOCK_50, data_out, tick_10k, // send processed sample to DAC DAC_SDI, DAC_CS, DAC_SCK, DAC_LD); // order of signals matter pwm PwM_DC(CLOCK_50, data_out, tick_10k, PwM_OUT); // output via PwM - R-channel
                                                                                                                            // generate 10KHz sampling clock ticks
35
36
37
                                                                                                              / perform a A-to-D conversion
                spi2adc SPI_ADC (
    .sysclk (CLOCK_50),
    .channel (1'b1),
    .start (tick_10k),
        П
                                                                                                            // order of parameters do not matter
// use only CH1
38
39
40
                      .data_from_adc (data_in),
.data_valid (data_valid),
.sdata_to_adc (ADC_SDI),
41
42
43
44
                      .adc_cs (ADC_CS),
.adc_sck (ADC_SCK),
.sdata_from_adc (ADC_SDO));
45
46
47
48
49
50
                processor ALLPASS (CLOCK_50, data_in, data_out); // do some processing on the data
                                           SEGO (HEXO, data_in[3:0]);
SEG1 (HEX1, data_in[7:4]);
SEG2 (HEX2, {2'b0,data_in[9:8]});
                 hex_to_7seq
 51
                 hex_to_7seg
                 hex_to_7seg
52
54
            endmodule
              module processor (sysclk, data_in, data_out);
                                                                               // system clock
// 10-bit input data
// 10-bit output data
  3
                     input
                                                     sysclk;
                    input [9:0]
output [9:0]
  4
                                                     data_in;
  5
6
7
                                                     data_out;
                                                     sysclk;
                    wire [9:0]
reg [9:0]
  8
                                                     data_in:
  9
                                                     data_out;
10
                    wire [9:0]
                                                     x,y;
11
12
                     parameter
                                                     ADC\_OFFSET = 10'h181;
                                                     DAC_OFFSET = 10'h200;
13
                    parameter
14
15
                     assign x = data_in[9:0] - ADC_OFFSET;
                                                                                                                // x is input in 2's complement
```

We tested the solution and confirmed that the output sound was louder than the input sound.

This part should include your own processing hardware \dots that takes x to produce y

// ... In this case, it is ALL PASS.

data_out <= y + DAC_OFFSET;</pre>

/ Now clock y output with system clock

assign $y = (x \ll 2);$

always @(posedge sysclk)

16 17

18 19

20 21

26

27 28

29

endmodule

will overflow.	

We also notice that, we turned the volume up, the output sound would get distorted since the x << 2

Experiment 17

05 December 2017

```
□ module ex17_top (CLOCK_50, HEX0, HEX1, HEX2,

DAC_SDI, DAC_SCK, DAC_CS, DAC_LD,

ADC_SDI, ADC_SCK, ADC_CS, ADC_SDO, PWM_OUT);
  3
  4
                6
7
                                     J HEXO, HE
DAC_SDI;
DAC_SCS;
DAC_LD;
ADC_SDI;
ADC_SCK;
ADC_SCK;
ADC_SDO;
PWM_OUT:
                                                              //Serial data out to SDI of the DAC
                output
                                                                //Serial data out to SDI of the DAC
//Serial clock signal to both DAC and ADC
//Chip select to the DAC, low active
//Load new data to DAC, low active
//Serial data out to SDI of the ADC
  8
                 output
  9
                output
10
                output
                output
11
                                                          // ADC clock signal
//Chip select to the ADC, low active
//Converted serial data from ADC
// PWM output to R channel
12
13
                output
                output
14
15
16
17
18
                input
                                      PWM_OUT;
                output
                wire
                                      tick_10k;
                                                                 // internal clock at 10kHz
                                                          // converted data from ADC
// processed data to DAC
                wire [9:0]
wire [9:0]
                                    data_in;
19
                                    data_out
                                      data_valid;
20
21
22
23
24
25
26
27
28
                wire
                wire
                                      DAC_SCK, ADC_SCK;
                clktick_16 GEN_10K (CLOCK_50, tick_10k, 16'd5000, 1'b1); //changed this module is spi2dac SPI_DAC (CLOCK_50, data_out, tick_10k, // send processed sample to DAC_DAC_SDI, DAC_CS, DAC_SCK, DAC_LD); // order of signals matter
                                                                                                                        //Changed this module to our clktick_16
                // output via PWM - R-channel
                                                                                                           // perform a A-to-D conversion
// order of parameters do not matter
// use only CH1
        spi2adc SPI_ADC (
                     .sysclk (CLOCK_50),
.channel (1'b1),
29
30
                     .chamer (1 01),
.start (tick_10k),
.data_from_adc (data_in),
.data_valid (data_valid),
31
32
33
34
                     .ddta_varid (ddta_varid),
.sdata_to_adc (ADC_SDI),
.adc_cs (ADC_CS),
.adc_sck (ADC_SCK),
.sdata_from_adc (ADC_SDO));
35
36
37
38
39
                processor ALLPASS (CLOCK_50, tick_10k, data_in, data_out); // do some processing on the data
40
                                           SEGO (HEXO, data_in[3:0]);
SEG1 (HEX1, data_in[7:4]);
SEG2 (HEX2, {2'b0,data_in[9:8]});
41
                hex_to_7seg
42
                hex_to_7seg
43
                hex_to_7seg
44
45
           endmodule
```

```
1
2
3
4
5
6
7
8
9
         module processor (sysclk, data_valid, data_in, data_out);
                                    sysclk;
data_valid;
                                                     // system clock
              input
              input
                                                      // 10-bit input data
// 10-bit output data
              input [9:0]
                                    data_in;
              output [9:0]
                                    data_out;
                                    sysclk;
             wire [9:0]

reg [9:0]

wire [9:0]


wire[9:0] echo;

wire full;
                                    data_in;
10
                                    data_out;
11
12
                                    x,y;
13
14
15
16
17
18
19
20
21
22
23
24
25
27
28
29
30
              wire wrreq;
                                    ADC_OFFSET = 10'h181;
DAC_OFFSET = 10'h200;
              parameter
              parameter
             reg rdreq;
             initial rdreq = 1'b0;
              assign x = data_in[9:0] - ADC_OFFSET; // x is input in 2's complement
              // This part should include your own processing hardware // ... that takes x to produce y // ... In this case, it is ALL PASS.
              FIFO fifo(sysclk, x, rdreq, wrreq, full, echo);
pulse_gen pulseGen(sysclk, data_valid, wrreq);
31
              always @ (posedge sysclk)
32
33
                  if(full == 1'b1 && wrreq == 1'b1)
34
                      rdreq <= 1'b1;
35
36
37
                  else
                      rdreq <= 1'b0;
38
39
40
              assign y = x + \{echo[9], echo[9], echo[9:2]\}; //Divide by 4 but keep the sign bit;
41
              // Now clock y output with system clock
always @(posedge sysclk)
  data_out <= y + DAC_OFFSET;</pre>
42
44
45
46
         endmodule
```

Tested it and it worked.

The Diagram for the experiment is shown below.

Processor – multiple echoes Echo synthesizer (feedback) offset correction data_out[9:0] y[9:0] D & 512 full x[9:0] data_in[9:0] Σ 8192x10 data[9:0] FIFO q[9:0] ₃₈₅ ľ 50MHz pulse_gen data_valid




```
⊟module ex18_top (CLOCK_50, HEX0, HEX1, HEX2,
DAC_SDI, DAC_SCK, DAC_CS, DAC_LD,
ADC_SDI, ADC_SCK, ADC_CS, ADC_SDO, PWM_OUT);
 2
 3
 4
 5
              // DEO 50MHz system clock
 6
                                 DAC_SDI;
DAC_SCK;
DAC_CS;
                                                          //Serial data out to SDI of the DAC
              output
                                                                //Serial clock signal to both DAC and ADC
 8
              output
                                                           //Chip select to the DAC, low active
//Load new data to DAC, low active
//Serial data out to SDI of the ADC
              output
                                  DAC_LD;
ADC_SDI;
ADC_SCK;
ADC_CS;
ADC_SDO;
10
              output
11
              output
                                                     // ADC Clock signal
//Chip select to the ADC, low active
//Converted serial data from ADC
12
13
14
15
              output
              output
              input
                                                           // PWM output to R channel
                                  PWM_OUT;
              output
16
17
18
19
20
21
22
23
24
25
26
27
28
29
              wire
                                  tick_10k;
                                                           // internal clock at 10kHz
              wire [9:0]
wire [9:0]
                                  data_in;
                                                      // converted data from ADC
                                  data_out:
                                                      // processed data to DAC
              wire
                                  data_valid;
                                  DAC_SCK, ADC_SCK;
              wire
              clktick_16 GEN_10K (CLOCK_50, tick_10k, 16'd5000, 1'b1); //Changed this module to our clktick_16 spi2dac SPI_DAC (CLOCK_50, data_out, tick_10k, // send processed sample to DAC DAC_SDI, DAC_CS, DAC_SCK, DAC_LD); // order of signals matter pwm PWM_DC(CLOCK_50, data_out, tick_10k, PWM_OUT); // output via PWM - R-channel
      딘
              spi2adc SPI_ADC (
    .sysclk (CLOCK_50),
    .channel (1'b1),
    .start (tick_10k),
    .data_from_adc (data_in),
       // perform a A-to-D conversion
                                                                                                   // order of parameters do not matter
// use only CH1
30
31
32
33
                   .data_valid (data_valid),
34
35
                   .sdata_to_adc (ADC_SDI),
                   .adc_cs (ADC_CS),
.adc_sck (ADC_SCK)
36
37
                   .sdata_from_adc (ADC_SDO));
38
39
              processor
                                  ALLPASS (CLOCK_50, data_valid, data_in, data_out); // do some processing on the data
40
              hay to 7500
                                      CECO (UEVO data in[2.0]).
```

```
module processor (sysclk, data_valid, data_in, data_out);
 1
2
3
                                      sysclk;
               input
                                                         // system clock
                                      data_valid;
 4
5
               input
                                                         // 10-bit input data
// 10-bit output data
               input [9:0]
                                      data_in;
 6
              output [9:0]
                                      data_out;
7
8
9
              wire
                                      sysclk;
              wire sy
wire [9:0] da
reg [9:0] da
wire [9:0] x,
wire[9:0] echo;
wire full, wrreq;
                                      data_in;
                                      data_out;
11
12
13
14
15
16
17
18
19
20
21
22
24
25
27
28
29
30
                                      x,y;
                                      ADC_OFFSET = 10'h181;
DAC_OFFSET = 10'h200;
              parameter
              parameter
              reg rdreq;
              initial rdreq = 1'b0;
              assign x = data_in[9:0] - ADC_OFFSET;
                                                                                // x is input in 2's complement
              // This part should include your own processing hardware
// ... that takes x to produce y
// ... In this case, it is ALL PASS.
              pulse_gen PulseGen(sysclk, data_valid, wrreq);
FIFO fifo(sysclk, y, rdreq, wrreq, full, echo);
31
32
33
34
35
36
37
38
39
40
              always @ (posedge sysclk)
              begin
if(full == 1'b1 && wrreq == 1'b1)
       rdreq <= 1'b1;
                   else
                        rdreg <= 1'b0;
              assign y = x - \{echo[9], echo[9], echo[9:2]\}; //Divide by 4 but keep the sign bit;
41
42
              // Now clock y output with system clock
always @(posedge sysclk)
  data_out <= y + DAC_OFFSET;</pre>
43
44
45
          endmodule
```

It is important to subtract the attenuated signal (i.e. **y(t)**) from the input signal (i.e. **x(t)**) in order to have negative feedback. If we added them, the system would have positive feedback and thus become unstable. Humans aren't sensitive to changes in phase of audio signals and thus there is no noticeable difference when listening to the echo. By subtracting the signal instead of adding it we are essentially shifting the phase of the added signal by 180 degrees.

The Diagram for the experiment is shown below.



```
⊟module ex19_top (Sw, CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, DAC_SDI, DAC_SCK, DAC_CS, DAC_LD,
 3
                          ADC_SDI, ADC_SCK, ADC_CS, ADC_SDO, PWM_OUT);
 4
           input [8:0] SW;
 6
 8
10
11
12
13
14
15
16
17
                                         // internal clock at 10kHz
// converted data from ADC
                          tick_10k;
18
19
           wire
           wire [9:0]
wire [9:0]
                          data_in:
20
21
                                        // processed data to DAC
                          data_out;
                          data_valid;
           wire
22
23
24
           wire
                          DAC_SCK, ADC_SCK;
           wire [19:0] display;
wire [3:0] BCD0, BCD1, BCD2, BCD3, BCD4;
25
26
27
28
29
           //Changed this module to our clktick_16
     민
30
31
32
           pwm PWM_DC(CLOCK_50, data_out, tick_10k, PWM_OUT);
                                                                              // output via PWM - R-channel
33
           spi2adc SPI_ADC (
                                                                           // perform a A-to-D conversion
// order of parameters do not matter
// use only CH1
     .sysclk (CLOCK_50),
.channel (1'b1),
.start (tick_10k),
.data_from_adc (data_in),
.data_valid (data_valid),
34
35
36
37
38
               .sdata_to_adc (ADC_SDI),
39
               .adc_cs (ADC_CS),
.adc_sck (ADC_SCK),
.sdata_from_adc (ADC_SDO));
40
41
42
43
44
           processor ALLPASS (SW, CLOCK_50, data_valid, data_in, data_out); // do some processing on the data
45
46
47
           mult_const mult(SW, display);
48
           bin2bcd_16 bin_to_bcd({6'b0, display[19:10]}, BCD0, BCD1, BCD2, BCD3, BCD4);
49
50
51
           hex_to_7seg
hex_to_7seg
hex_to_7seg
                              SEGO (HEXO, BCDO);
                              SEG1 (HEX1, BCD1);
SEG2 (HEX2, BCD2);
SEG3 (HEX3, BCD3);
SEG4 (HEX4, BCD4);
52
53
54
55
           hex_to_7seg
           hex_to_7seg
56
        endmodule
```

```
module processor (sw, sysclk, data_valid, data_in, data_out);
1
2
3
4
5
6
7
8
9
10
              input [8:0]
                                     sw;
                                     sysclk; // system clock
data_valid;
data_in; // 10-bit input
              input
              input
              input [9:0]
output [9:0]
                                                       // 10-bit input data
// 10-bit output data
                                     data_out;
              wire
wire [9:0]
reg [9:0]
                                     sysclk;
data_in;
                                     data_out;
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
              wire [9:0]
wire [8:0]
                                     x,y;
echo;
                                     enwrrd:
              wire
              wire [12:0]
                                     readaddr, writeaddr;
                                     ADC_OFFSET = 10'h181;
DAC_OFFSET = 10'h200;
              parameter
parameter
              assign x = data_in[9:0] - ADC_OFFSET;
                                                                             // x is input in 2's complement
              // This part should include your own processing hardware // ... that takes x to produce y // ... In this case, it is ALL PASS.
              assign writeaddr = readaddr + {sw, 4'b0};
30
31
32
33
34
35
36
37
38
39
              pulse_gen PulseGen(sysclk, data_valid, enwrrd);
              ram_2port RAM(sysclk, y[9:1], readaddr, enwrrd, writeaddr, enwrrd, echo);
              counter_13 counter(data_valid, 1'b1, 1'b0, readaddr);
              assign y = x - \{echo[8], echo[8:1]\}; //Divide by 2 but keep the sign bit;
40
41
42
43
              // Now clock y output with system clock
always @(posedge sysclk)
  data_out <= y + DAC_OFFSET;</pre>
44
         endmodule
```

Tested it and it worked.

We need the addresses to be 13 bits because $2^{13} = 8192$

The delay in milliseconds is: $SW[8:0] \times 16 \times 0.1 \ msec$

In order to calculate this while being hardware efficient we multiply by 1638 and then divide by 1024 (i.e. removing the last 10 bits).

```
\frac{1638}{1024} \approx 1.6.
```

Thus it is a pretty close approximation to the actual delay.