


## **Virtual Memory: Systems**

15-213/18-213/14-513/15-513: Introduction to Computer Systems 18<sup>th</sup> Lecture, March 26, 2019


## **Review: Virtual Memory & Physical Memory**



 A page table contains page table entries (PTEs) that map virtual pages to physical pages.


## Translating with a k-level Page Table

Having multiple levels greatly reduces page table size



## **Translation Lookaside Buffer (TLB)**

A small cache of page table entries with fast access by MMU




Typically, a TLB hit eliminates the k memory accesses required to do a page table lookup.

Locate set

• Check if any line in set

## **Set Associative Cache: Read**



s bits b bits

index offset

Address of word:
t bits s bits

data begins at this offset

CT

## **Review of Symbols**

#### Basic Parameters

- N = 2<sup>n</sup>: Number of addresses in virtual address space
- M = 2<sup>m</sup>: Number of addresses in physical address space
- P = 2<sup>p</sup> : Page size (bytes)

#### Components of the virtual address (VA)

TLBI: TLB index

TLBT: TLB tag

VPO: Virtual page offset

VPN: Virtual page number

# TLBT — TLBI — TL

0 1 2 ......

E = 2<sup>e</sup> lines per set

S = 2s sets

valid bit

#### Components of the physical address (PA)

PPO: Physical page offset (same as VPO)

PPN: Physical page number


CO: Byte offset within cache line

CI: Cache index

CT: Cache tag

(bits per field for our simple example)

B = 2<sup>b</sup> bytes per cache block (the data)




## **Today**

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

## **Simple Memory System Example**


#### Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



## **Simple Memory System TLB**

- 16 entries
- 4-way associative



VPN = 0b1101 = 0x0D

#### **Translation Lookaside Buffer (TLB)**

Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	_	0
2	02	_	0	08	-	0	06	-	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0


## **Simple Memory System Page Table**

Only showing the first 16 entries (out of 256)

VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	_	0
05	16	1
06	_	0
07	_	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
ОВ	_	0
OC	ı	0
<b>0</b> D	2D	1
0E	11	1
OF	0D	1


 $0x0D \rightarrow 0x2D$ 




## **Simple Memory System Cache**

- 16 lines, 4-byte cache line size
- Physically addressed

Direct mapped






ldx	Tag	Valid	<i>B0</i>	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	ı	-	1	-
2	1B	1	00	02	04	08
3	36	0	_	_	_	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	<u>-</u>	_	_	_
7	16	1	11	C2	DF	03

ldx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	-	-	_	_
Α	2D	1	93	15	DA	3B
В	0B	0	-	-	-	-
С	12	0	-	-	-	_
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_

## **Address Translation Example**

Virtual Address: 0x03D4




VPN **0x0F** 

TLBI 0x3 TLBT 0x03 TLB Hit? Y Page Fault? N PPN: 0x0D

**TLB** 


3	Set	Tag	PPN	Valid									
	0	03	-	0	09	0D	1	00	_	0	07	02	1
	1	03	2D	1	02	_	0	04	_	0	0A	_	0
	2	02	_	0	08	_	0	06	_	0	03	-	0
	3	07	_	0	03	0D	1	0A	34	1	02	_	0

#### **Physical Address**



## **Address Translation Example**

#### **Physical Address**



#### Cache


CO 0

ldx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	_	_	_	_
2	1B	1	00	02	04	08
3	36	0	_	_	_	_
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	-	-
7	16	1	11	C2	DF	03


ldx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	-	_	_	-
Α	2D	1	93	15	DA	3B
В	0B	0	_	_	_	-
С	12	0	-	-	-	_
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_

## Address Translation Example: TLB/Cache Miss

Virtual Address: 0x0020



#### **Physical Address**



#### Page table

i age table							
VPN	PPN	Valid					
00	28	1					
01	ı	0					
02	33	1					
03	02	1					
04	1	0					
05	16	1					
06	1	0					
07	-	0					

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


## Address Translation Example: TLB/Cache Miss

#### Cache

Idx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	_	-	_	_
2	1B	1	00	02	04	08
3	36	0	_	_	-	_
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03

Idx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	_	-	_	_
Α	2D	1	93	15	DA	3B
В	0B	0	_	-	_	_
С	12	0	-	_	_	-
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	_	_	_	_

#### **Physical Address**



## **Quiz Time!**

Check out:

https://canvas.cmu.edu/courses/8555


## **Today**

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping


## **Intel Core i7 Memory System**

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


#### **Processor package**



## **End-to-end Core i7 Address Translation**



## **Core i7 Level 1-3 Page Table Entries**



#### Each entry references a 4K child page table. Significant fields:

**P:** Child page table present in physical memory (1) or not (0).

**R/W:** Read-only or read-write access access permission for all reachable pages.

**U/S:** user or supervisor (kernel) mode access permission for all reachable pages.

**WT:** Write-through or write-back cache policy for the child page table.

**A:** Reference bit (set by MMU on reads and writes, cleared by software).


PS: Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

**XD:** Disable or enable instruction fetches from all pages reachable from this PTE.

**G:** Process global – pages readable by all processes, subject to access restrictions

## **Core i7 Level 4 Page Table Entries**



Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

**U/S:** User or supervisor mode access

**WT:** Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

**D:** Dirty bit (set by MMU on writes, cleared by software)


Page physical base address: 40 most significant bits of physical page address (40 out of 52 bits; 12 remaining bits address the page & force 4KB alignment)

**XD:** Disable or enable instruction fetches from this page.

## **Core i7 Page Table Translation**




## **Cute Trick for Speeding Up L1 Access**




#### Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Generally we hit in TLB, so PPN bits (CT bits) available next
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible


## Virtual Address Space of a Linux Process



## Linux Organizes VM as Collection of "Areas"



## **Linux Page Fault Handling**



Segmentation fault: accessing a non-existing page

Normal page fault

#### **Protection exception:**

e.g., violating permission by writing to a read-only page (Linux reports as Segmentation fault)

## **Today**


- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

## **Memory Mapping**


- VM areas initialized by associating them with disk objects.
  - Called memory mapping
- Area can be backed by (i.e., get its initial values from):
  - Regular file on disk (e.g., an executable object file)
    - Initial page bytes come from a section of a file
  - Anonymous file (e.g., nothing)
    - First fault will allocate a physical page full of 0's (demand-zero page)
    - Once the page is written to (dirtied), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

## **Review: Memory Management & Protection**

Code and data can be isolated or shared among processes




## **Sharing Revisited: Shared Objects**




Process 1 maps the shared object (on disk).

## **Sharing Revisited: Shared Objects**



- Process 2 maps the same shared object.
- Notice how the virtual addresses can be different.
- But, difference must be multiple of page size


## Sharing Revisited: Private Copy-on-write (COW) Objects



- Two processes mapping a private copy-on-write (COW) object
- Area flagged as private copy-onwrite
- PTEs in private areas are flagged as read-only

copy-on-write object

## **Sharing Revisited: Private Copy-on-write (COW) Objects**




- Instruction writing to private page triggers protection fault.
- Handler creates new R/W page.
- Instruction restarts upon handler return.
- Copying deferred as long as possible!

### The fork Function Revisited

- VM and memory mapping explain how fork provides private address space for each process.
- To create virtual address for new process:
  - Create exact copies of current mm\_struct, vm\_area\_struct, and page tables.
  - Flag each page in both processes as read-only
  - Flag each vm\_area\_struct in both processes as private COW
- On return, each process has exact copy of virtual memory.
- Subsequent writes create new pages using COW mechanism.

### The execve Function Revisited




- To load and run a new program a . out in the current process using execve:
- Free vm\_area\_struct's and page tables for old areas
- Create vm\_area\_struct's and page tables for new areas
  - Programs and initialized data backed by object files.
  - .bss and stack backed by anonymous files.
- Set PC to entry point in . text
  - Linux will fault in code and data pages as needed.

## **User-Level Memory Mapping**

- Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start
  - start: may be 0 for "pick an address"
  - prot: PROT\_READ, PROT\_WRITE, PROT\_EXEC, ...
  - flags: MAP\_ANON, MAP\_PRIVATE, MAP\_SHARED, ...
- Return a pointer to start of mapped area (may not be start)

## **User-Level Memory Mapping**



## Example: Using mmap to Copy Files

■ Copying a file to stdout without transferring data to user space

```
#include "csapp.h"
void mmapcopy(int fd, int size)
    /* Ptr to memory mapped area */
    char *bufp;
   bufp = mmap(NULL, size,
                PROT READ,
                MAP PRIVATE,
                fd, 0);
   write (STDOUT FILENO,
          bufp, size);
    return:
                        mmapcopy.c
```

```
/* mmapcopy driver */
int main(int argc, char **argv)
    struct stat stat;
    int fd;
    /* Check for required cmd line arg */
    if (argc != 2) {
        printf("usage: %s <filename>\n",
               argv[0]);
        exit(0);
    /* Copy input file to stdout */
    fd = Open(argv[1], O RDONLY, 0);
    fstat(fd, &stat);
    mmapcopy(fd, stat.st size);
    exit(0);
                              mmapcopy.c
```

## Some Uses of mmap

#### Reading big files

Uses paging mechanism to bring files into memory

#### Shared data structures

- When call with MAP\_SHARED flag
  - Multiple processes have access to same region of memory
  - Risky!

#### File-based data structures

- E.g., database
- Give prot argument PROT\_READ | PROT\_WRITE
- When unmap region, file will be updated via write-back
- Can implement load from file / update / write back to file

## **Summary**

#### VM requires hardware support

- Exception handling mechanism
- TLB
- Various control registers

#### VM requires OS support

- Managing page tables
- Implementing page replacement policies
- Managing file system

#### VM enables many capabilities

- Loading programs from memory
- Forking processes
- Providing memory protection