

Course: CSC/EEE 273 Hierarchical Digital Design

Term Project Report - Router

Team 7 Members:

Hazim Shaikh

Sneha Thatte

Ramya Ramani

Professor Name: Prof. Bahram Hakhamaneshi

Table of Contents:

Section	Page No.
Term Project Status Report	4
Overall Contribution	5
Main Router Source Code	7
Router Testbench	10
Transmitter Source Code	15
Transmitter Testbench	21
Write Operation Source Code	25
Read Operation Source Code	31
FIFO Source Code	37
Copilation and Simulation Results	41
Synthesis Script	49
Synthesis Results	160

<u>List of figures</u>

Section	Page No.
Block diagram of Router	6
Transmitter State Machine	14
Write FSM	24
Read FSM	30
Asynchronous FIFO	36
Transmitter Simulation Results	41
Router Simulation Results	43
Router Schematic Block Diagram	47
Zoom in view of Detailed Router – Synthesis Diagram	48


Term Project Status Report

Module names	Name of the person who wrote this module
Transmitter	Sneha, Hazim, Ramya
Transmitter Testbench	Sneha, Hazim, Ramya
FIFO	Sneha, Hazim, Ramya
Write FSM	Sneha, Hazim, Ramya
Read FSM	Sneha, Hazim, Ramya
Main Router	Sneha, Hazim, Ramya
Main router testbench	Sneha, Hazim, Ramya

Overall Contribution

Name	Design	Testbench	Synthesis	Project report
Hazim Shaikh	33.33%	33.33%	33.33%	33.33%
Sneha Thatte	33.33%	33.33%	33.33%	33.33%
Ramya Ramani	33.33%	33.33%	33.33%	33.33%

Block Diagram of Router:



Main router source code:-

```
//Router code
//Authors: Hazim, Sneha, Ramya
//References: 1. http://www.ijvdcs.org/uploads/625143IJVDCS4170-22.pdf
// Reference 2: https://www.ijert.org/design-and-implementation-of-four-port-router-for-network-on-chip
//Reference 3: https://ieeexplore.ieee.org/abstract/document/6949913
//Reference 4: https://github.com/vritry/ROUTER-1X3-RTL-DESIGN/blob/master/RTL/router_top.v
`include "read.v" // READ Control Unit Module
`include "write.v" // WRITE FSM Module
`include "fifo.v" //Asynchronous FIFO module
//`include "fifoo.v" //FIFO
module router (
input rst,
input clk1,
input clk2,
input [7:0] packet_in,
input packet_valid_i,
output packet_valid_o1,
output packet_valid_o2,
output packet_valid_o3,
output stop_packet_send,
output [7:0] packet_out1,
output [7:0] packet_out2,
output [7:0] packet_out3);
parameter [7:0] TS1 = 1;
parameter [7:0] TS2 = 2;
```

```
parameter [7:0] TS3 = 3;
parameter DATA_WIDTH = 8;
reg [7:0] buff_out;
wire fifo1_full, fifo1_wen, fifo1_ren, fifo1_empty;
wire [15:0] fifo1_datain, fifo1_dataout;
wire fifo2_full, fifo2_wen, fifo2_ren, fifo2_empty;
wire [7:0] fifo2_dataout;
always@(posedge clk1, posedge rst) begin
        if(rst == 1)
                 buff_out \le 0;
        else if(packet_valid_i==1)
                 buff_out <= packet_in;
        else
                 buff_out <= buff_out;</pre>
end
write write_inst (.rst(rst), .clk(clk1), .buff_out(buff_out), .src1(TS1), .src2(TS2), .src3(TS3),
.packet_valid(packet_valid_i), .fifo1_full(fifo1_full),
.fifo2_wen(fifo2_wen), .stop_packet(stop_packet_send), .fifo1_wen(fifo1_wen), .fifo1_datain(fifo1_datain));
read read_inst (.rst(rst), .clk(clk2), .packet_valid_o1(packet_valid_o1), .packet_output_1(packet_out1),
.packet_valid_o2(packet_valid_o2), .packet_output_2(packet_out2), .packet_valid_o3(packet_valid_o3),
.packet_output_3(packet_out3), .fifo1_ren(fifo1_ren), .fifo1_empty(fifo1_empty),
.fifo1_datain(fifo1_dataout), .fifo2_ren(fifo2_ren), .fifo2_empty(fifo2_empty), .fifo2_data(fifo2_dataout));
fifo#(.DATA WIDTH(16), .DEPTH(32)) fifo1 inst(.data output(fifo1 dataout), .write inc(fifo1 wen),
.full(fifo1_full), .read_inc(fifo1_ren), .empty(fifo1_empty), .data_in(fifo1_datain), .read_clk(clk2),
.write_clk(clk1), .reset(rst));
//afifo#(.dsize(16), .asize(2)) fifo1_inst(.rdata(fifo1_dataout), .wren(fifo1_wen), .wfull(fifo1_full),
.rden(fifo1_ren), .rempty(fifo1_empty), .wdata(fifo1_datain), .rclk(clk1), .wclk(clk2), .wrstn(rst), .rrstn(rst));
```

fifo#(.DATA_WIDTH(DATA_WIDTH), .DEPTH(64)) fifo2_inst(.data_output(fifo2_dataout), .write_inc(fifo2_wen), .full(fifo2_full), .read_inc(fifo2_ren), .empty(fifo2_empty), .data_in(buff_out), .read_clk(clk2), .write_clk(clk1), .reset(rst));

//afifo#(.dsize(DATA_WIDTH), .asize(64)) fifo2_inst(.rdata(fifo2_dataout), .wren(fifo2_wen), .wfull(fifo2_full), .rden(fifo2_ren), .rempty(fifo2_empty), .wdata(buff_out), .rclk(clk1), .wclk(clk2), .wrstn(rst), .rrstn(rst));

endmodule

Router testbench:-

```
//Router testbench code
//Authors: Hazim, Sneha, Ramya
//References: 1. http://www.ijvdcs.org/uploads/625143IJVDCS4170-22.pdf
// Reference 2: https://www.ijert.org/design-and-implementation-of-four-port-router-for-network-on-chip
//Reference 3: https://ieeexplore.ieee.org/abstract/document/6949913
//Reference 4: https://github.com/vritry/ROUTER-1X3-RTL-DESIGN/blob/master/RTL/router_top.v
`timescale 1us/1us
`include "router.v"
'include "transmitter.v"
module router_tb;
// parameter DATA_WIDTH_TB = 8;
parameter [7:0] TS1\_TB = 8'hA;
parameter [7:0] TS2\_TB = 8'hB;
parameter [7:0] TS3\_TB = 8'hC;
reg write_clk_tb, read_clk_tb, rst_tb;
wire [7:0] packet_out1_tb, packet_out2_tb, packet_out3_tb;
reg start_packet;
reg [7:0] srcid_tb, dstid_tb;
reg [2:0] data_size_tb, count_tb;
wire [7:0] packet_in_tb;
wire packet_valid_tb, start_of_packet_tb, end_of_packet_tb;
wire stop_packet_tb;
transmitter trans (.clk(write_clk_tb), .rst(rst_tb), .srcid(srcid_tb), .dstid(dstid_tb),
.packet_gen_output(packet_in_tb),
.packet_gen_valid(packet_valid_tb), .packet_starting(start_of_packet_tb), .packet_ending(end_of_packet_tb),
.actual_size(data_size_tb), .stop_packet(stop_packet_tb), .start_packet_gen(start_packet));
```

```
router #(.TS1(TS1_TB), .TS2(TS2_TB), .TS3(TS3_TB))
router_inst ( .rst(rst_tb), .clk1(write_clk_tb), .clk2(read_clk_tb), .packet_valid_i(packet_valid_tb),
.packet_in(packet_in_tb), .stop_packet_send(stop_packet_tb),
.packet_valid_o1(pktvalid_o1_tb), .packet_out1(packet_out1_tb), .packet_valid_o2(pktvalid_o2_tb),
.packet_out2(packet_out2_tb), .packet_valid_o3(pktvalid_o3_tb), .packet_out3(packet_out3_tb));
initial begin
        write\_clk\_tb = 1;
        forever begin
                #2 write_clk_tb = ~write_clk_tb;
        end
end
initial begin
        read_clk_tb =1;
        forever begin
                #5 read_clk_tb = ~read_clk_tb;
        end
end
initial begin
        rst_tb = 1;
        #10;
        rst_tb = 0;
end
always@(posedge write_clk_tb or posedge rst_tb) begin
        if(rst\_tb == 1)
                count_tb <=0;
        else if(end_of_packet_tb == 1)
                count_tb <= count_tb+1;</pre>
```

```
else
```

count_tb <= count_tb;</pre>

end

```
initial begin
```

```
start_packet = 0;
```

 $srcid_tb = 0;$

 $dstid_tb = 0;$

 $data_size_tb = 0;$

#15;

@(posedge write_clk_tb);

start_packet = 1;

srcid_tb = TS1_TB;

 $dstid_tb = 8'hA;$

 $data_size_tb = 5;$

@(posedge write_clk_tb);

@(end_of_packet_tb);

@(posedge write_clk_tb);

srcid_tb = TS2_TB;

 $dstid_tb = 8'h82;$

 $data_size_tb = 7;$

@(posedge write_clk_tb);

@(end_of_packet_tb);

@(posedge write_clk_tb);

srcid_tb = TS2_TB;

 $dstid_tb = 8'hFF;$

 $data_size_tb = 3;$


@(posedge write_clk_tb);

@(end_of_packet_tb);

@(posedge write_clk_tb);

```
srcid_tb = TS3_TB;
        dstid_tb = 8'h98;
        data\_size\_tb = 6;
        @(posedge write_clk_tb);
        @(end_of_packet_tb);
        @(posedge write_clk_tb);
        srcid_tb = 8'hF;
        dstid\_tb = 8'hB;
        data\_size\_tb = 4;
        @(posedge write_clk_tb);
        @(end_of_packet_tb);
end
initial $vcdpluson;
initial begin
        forever begin
                @(count_tb);
        if(count_tb == 5) begin
                start_packet = 0;
                wait(!(pktvalid_o1_tb | | pktvalid_o2_tb | | pktvalid_o3_tb) );
                @(posedge write_clk_tb);
                @(posedge write_clk_tb);
                @(posedge write_clk_tb);
                @(posedge write_clk_tb);
                $finish;
        end
        end
end
endmodule
```

Transmitter State Diagram



Transmitter source code

```
//Packet Generator Source Code:
//Authors: Sneha, Hazim, Ramya
//References: 1. http://www.ijvdcs.org/uploads/625143IJVDCS4170-22.pdf
// Reference 2: https://www.ijert.org/design-and-implementation-of-four-port-router-for-network-on-chip
//Reference 3: <a href="https://ieeexplore.ieee.org/abstract/document/6949913">https://ieeexplore.ieee.org/abstract/document/6949913</a>
//Reference 4: https://github.com/vritry/ROUTER-1X3-RTL-DESIGN/blob/master/RTL/router_top.v
//Transmitter Source Code:
//Authors: Sneha, Hazim, Ramya
//References: 1. http://www.ijvdcs.org/uploads/625143IJVDCS4170-22.pdf
module transmitter (
input clk,
input rst,
input [7:0] srcid,
input [7:0] dstid,
output [7:0] transmitter_output,
output reg transmitter_valid,
output reg packet_starting,
output reg packet_ending,
input [2:0] actual_size,
input stop_packet,
input start_packet_gen);
parameter [2:0] S1_IDLE = 3'b000;
parameter [2:0] S2_SRCID_GEN = 3'b001;
parameter [2:0] S3_DSTID_GEN = 3'b010;
parameter [2:0] S4_SIZE_GEN = 3'b011;
parameter [2:0] S5_DATA_GEN = 3'b100;
```

```
parameter [2:0] S6_CRC_GEN = 3'b101;
//input [7:0] srcid, dstid;
//input clk, rst, stop_packet, start_packet_gen;
//input [2:0] actual_size;
//output [7:0] transmitter_output;
//output reg transmitter_valid, packet_starting, packet_ending;
reg [7:0] temp_packet, crc_gen, data;
reg [2:0] cs, ns;
reg gen_crc, clr_crc, load_data_count, clr_data_cnt;
reg [2:0] data_counter;
wire count_done;
assign transmitter_output = temp_packet;
assign count_done = (data_counter == 1)&& (cs == S5_DATA_GEN);
always@(posedge clk or posedge rst) begin
        if(rst)
                cs \le S1\_IDLE;
        else
                cs \le ns;
end
always@(posedge clk or posedge rst) begin
        if(rst) begin
                data\_counter \le 0;
                data \le 0;
        end
        else begin
                if(load_data_count) begin
```

```
data_counter <= actual_size;
                         data \le 1;
                end
                else if(clr_data_cnt == 1) begin
                         data_counter <=0;
                         data \le 1;
                end
                else if (data_counter ==1) begin
                         data_counter <= data_counter;</pre>
                         data <= data;
                end
                else begin
                         data_counter <= data_counter -1;</pre>
                         data \le data + 1;
                end
        end
end
always@(stop_packet, cs, srcid, dstid, start_packet_gen, data, actual_size) begin
        case(cs)
                S1_IDLE: begin
                         transmitter_valid = 0;
                         packet_ending = 0;
                         packet_starting = 0;
                         temp_packet = 0;
                         clr_data_cnt = 0;
                         load_data_count = 0;
                         clr crc = 0;
                         if( start_packet_gen == 0 || stop_packet == 1)
                                 ns \le S1\_IDLE;
                         else
```

```
ns <= S2_SRCID_GEN;
end
S2_SRCID_GEN: begin
       packet_ending =0;
       clr\_crc = 1;
       temp_packet = srcid;
       clr_data_cnt = 1;
       if(start_packet_gen ==0)
               ns \le S1\_IDLE;
       else if(stop\_packet == 1) begin
               ns <= S2_SRCID_GEN;
               transmitter_valid = 0;
       end
       else begin
               ns \le S3_DSTID_GEN;
               transmitter_valid = 1;
               packet_starting = 1;
       end
end
S3_DSTID_GEN: begin
       clr\_crc = 0;
       clr_data_cnt = 0;
       temp_packet = dstid;
       packet\_starting = 0;
       //if(start_packet_gen ==1)
       //ns \le S3_DSTID_GEN;
       //else
       ns <= S4_SIZE_GEN;
end
```

```
temp_packet = actual_size;
                      load_data_count = 1;
                      ns \le S5_DATA_GEN;
               end
               S5_DATA_GEN: begin
                      temp_packet = data;
                      gen_crc = 1;
                      load_data_count = 0;
                      if(count_done ==1) begin
                             ns <= S6_CRC_GEN;
                      end
                      else
                             ns \le S5_DATA_GEN;
               end
               S6_CRC_GEN: begin
                      packet_ending = 1;
                      gen\_crc = 0;
                      temp_packet = crc_gen;
                      if(start_packet_gen == 1)
                             ns <= S2_SRCID_GEN;
                      else
                             ns \le S1\_IDLE;
               end
               default: ns <= S1_IDLE;
       endcase
end
// CRC generator
always@(posedge clk or posedge rst) begin
       if(rst)
```

S4_SIZE_GEN: begin


Transmitter testbench:-

```
//Data_Packet Generator Testbench:
//Authors: Sneha, Hazim, Ramya
//References: 1. http://www.ijvdcs.org/uploads/625143IJVDCS4170-22.pdf
// Reference 2: https://www.ijert.org/design-and-implementation-of-four-port-router-for-network-on-chip
//Reference 3: https://ieeexplore.ieee.org/abstract/document/6949913
//Reference 4: https://github.com/vritry/ROUTER-1X3-RTL-DESIGN/blob/master/RTL/router_top.v
`timescale 1us/1us
`include "transmitter.v"
module packet_gen_tb;
parameter TS1\_TB = 5;
parameter TS2\_TB = 6;
parameter TS3\_TB = 7;
reg wr_clk_tb, rd_clk_tb, rst_tb, start_pkt, stop_packet_tb;
reg [7:0] srcid_tb, dstid_tb;
reg [2:0] num_data_tb, count_tb;
wire [7:0] packet_in;
wire packet_valid, sop_tb, eop_tb;
transmitter DUT (.clk(wr_clk_tb), .rst(rst_tb), .srcid(srcid_tb), .dstid(dstid_tb),
.packet_gen_output(packet_in),
.packet_gen_valid(packet_valid), .packet_starting(sop_tb), .packet_ending(eop_tb),
.actual_size(num_data_tb),
.stop_packet(stop_packet_tb), .start_packet_gen(start_pkt));
initial begin
        wr_clk_tb = 1;
        forever begin
                #2 wr_clk_tb = \sim wr_clk_tb;
        end
end
```

```
initial begin
        rst_tb = 1;
        #10;
        rst\_tb = 0;
end
always@(posedge wr_clk_tb or posedge rst_tb) begin
        if(rst\_tb == 1)
                count_tb <=0;</pre>
        else if(eop\_tb == 1)
                count_tb <= count_tb+1;</pre>
        else
                count_tb <= count_tb;</pre>
end
initial begin
        #20
        //randsel = $urandom_range(1, 4);
        stop_packet_tb =0;
        start_pkt = 0;
        srcid_tb = 0;
        dstid_tb = 0;
        num_data_tb = 0;
        #4;
        start_pkt = 1;
        srcid_tb = TS1_TB;
        dstid_tb = 8'hF8;
        num_data_tb = 4;
        @(eop_tb);
        @(posedge wr_clk_tb);
        stop_packet_tb = 1;
        @(posedge wr_clk_tb);
```

```
@(posedge wr_clk_tb);
        @(posedge wr_clk_tb);
        stop\_packet\_tb = 0;
        srcid_tb = TS2_TB;
       dstid\_tb = 8'h8;
        num_data_tb = 5;
        @(eop_tb);
        @(posedge wr_clk_tb);
        srcid_tb = TS2_TB;
       dstid_tb = 8'h45;
        num_data_tb = 7;
        @(posedge wr_clk_tb);
        @(eop_tb);
        // @(posedge wr_clk_tb);
       srcid_tb = TS3_TB;
       dstid_tb = 8'hF;
        num_data_tb = 4;
        @(eop_tb);
end
initial $vcdpluson;
initial begin
        forever begin
               @(count_tb);
               if(count\_tb == 4)
               $finish;
        end
end
endmodule
```

Write FSM:



Write operation source code:-

```
//Write operation code
//Authors: Hazim, Sneha, Ramya
//References: 1. http://www.ijvdcs.org/uploads/625143IJVDCS4170-22.pdf
// Reference 2: https://www.ijert.org/design-and-implementation-of-four-port-router-for-network-on-chip
//Reference 3: https://ieeexplore.ieee.org/abstract/document/6949913
//Reference 4: https://github.com/vritry/ROUTER-1X3-RTL-DESIGN/blob/master/RTL/router_top.v
module write(
input rst,
input clk,
input [7:0] buff_out,
input [7:0] src1,
input [7:0] src2,
input [7:0] src3,
input packet_valid,
input fifo1_full,
output reg fifo2_wen,
output reg stop_packet,
output reg fifo1_wen,
output reg [15:0] fifo1_datain);
parameter [2:0] S1_IDLE = 3'b000;
parameter [2:0] S2_VALIDITY_CHECK = 3'b001;
parameter [2:0] S3_SOURCE_VALIDITY_CHECK = 3'b010;
parameter [2:0] S4_DESTINATION = 3'b011;
parameter [2:0] S5_DATA_SIZE = 3'b100;
parameter [2:0] S6_DATA = 3'b101;
```

```
parameter [2:0] S7_CRC = 3'b110;
wire done;
reg load_data_count, clear_data_count, fifo1_valid;
reg [2:0] cs, ns, data_counter;
reg [15:0] temp_fifo1;
assign done = (data_counter == 1)&& (cs == S6_DATA);
always @ (posedge clk or posedge rst) begin
        if (rst == 1)
                cs \le S1\_IDLE;
        else
                cs \le ns;
end
always@(posedge clk or posedge rst) begin
        if(rst) begin
                data_counter <= 0;
        end
        else begin
                if(load_data_count) begin
                         data_counter <= buff_out;</pre>
                end
                else if(clear_data_count == 1) begin
                         data_counter <=0;
                end
                else if (data_counter ==1) begin
                         data_counter <= data_counter;</pre>
                end
                else begin
```

```
data_counter <= data_counter -1;</pre>
               end
       end
end
always @(packet_valid, src1, src2, src3, fifo1_full, done, cs) begin
        case(cs)
               S1_IDLE: begin
                       fifo1_wen = 0;
                       stop\_packet = 0;
                       fifo2_wen = 0;
                       fifo1_valid = 0;
                       load_data_count =0;
                       temp_fifo1 = 0;
                       fifo1_datain=0;
                       clear_data_count =0;
                       if (rst == 0)
                               ns \le S1\_IDLE;
                       else
                               ns <= S2_VALIDITY_CHECK;
               end
               S2_VALIDITY_CHECK: begin
                       clear_data_count = 0;
                       fifo2_wen = 0;
                       if(packet_valid == 1 && fifo1_full == 0)
                               ns <= S3_SOURCE_VALIDITY_CHECK;
                       else
                               ns <= S2_VALIDITY_CHECK;
                       if(fifo1_full == 1)
                               stop\_packet = 1;
                       else
```


```
stop\_packet = 0;
end
S3_SOURCE_VALIDITY_CHECK: begin
       clear_data_count = 0;
       if((buff_out == src1 | | buff_out == src2 | | buff_out == src3) &&
       (packet_valid == 1 && fifo1_full == 0)) begin
               fifo1_valid = 1;
               fifo2\_wen = 1;
       end
       else
               fifo2_wen = 0;
       if(fifo1\_full == 1)
               stop\_packet = 1;
       else
               stop\_packet = 0;
       if(packet_valid == 1 && fifo1_full == 0)
               ns <= S4_DESTINATION;
       else
               ns <= S3_SOURCE_VALIDITY_CHECK;
end
S4_DESTINATION: begin
       temp_fifo1[7:0] = buff_out;
       ns \le S5_DATA_SIZE;
end
S5_DATA_SIZE : begin
       temp_fifo1[15:8] = buff_out + 4;
       fifo1_datain = temp_fifo1;
       load_data_count = 1;
       if(fifo1\_valid == 1)
       fifo1_wen = 1;
```

```
ns \le S6_DATA;
       end
       S6_DATA: begin
               fifo1_wen = 0;
               fifo1_valid = 0;
               load_data_count = 0;
               if(done == 1)
                      ns <= S7_CRC;
               else
                      ns \le S6_DATA;
       end
       S7_CRC: begin
               clear_data_count = 1;
              if(fifo1_full == 1)
                      stop\_packet = 1;
               else
                      stop\_packet = 0;
               if(packet\_valid == 1)
                      ns <= S3_SOURCE_VALIDITY_CHECK;
               else
                      ns <= S2_VALIDITY_CHECK;
       end
       default : ns <= S1_IDLE;</pre>
endcase
```

end

endmodule

Read Operation FSM



Read operation source code:-

```
//Read operation code
//Authors: Hazim, Sneha, Ramya
//References: 1. http://www.ijvdcs.org/uploads/625143IJVDCS4170-22.pdf
// Reference 2: https://www.ijert.org/design-and-implementation-of-four-port-router-for-network-on-chip
//Reference 3: https://ieeexplore.ieee.org/abstract/document/6949913
//Reference 4: https://github.com/vritry/ROUTER-1X3-RTL-DESIGN/blob/master/RTL/router_top.v
module read(
input rst,
input clk,
input fifo1_empty,
input fifo2_empty,
input [15:0] fifo1_datain,
input [7:0] fifo2_data,
output packet_valid_o1,
output packet_valid_o2,
output packet_valid_o3,
output [7:0] packet_output_1,
output [7:0] packet_output_2,
output [7:0] packet_output_3,
output reg fifo1_ren,
output reg fifo2_ren);
parameter [2:0] WAIT_FIFO1 = 3'b000;
parameter [2:0] READ_FIFO1 = 3'b001;
parameter [2:0] DECODE_FIFO1 = 3'b010;
parameter [2:0] READ_PACKET_DATA = 3'b011;
parameter [2:0] READ_NEXT_FIFO1 = 3'b100;
```

```
wire done;
reg load_packet_count, clear_packet_count, packet_valid, packet_dec_en;
reg [1:0] select_output, select_output_reg;
reg[7:0] temp_packet_data;
reg [2:0] cs, ns;
reg [7:0] packet_counter;
assign done = (packet_counter == 1);
assign packet_output_1 = (select_output_reg == 1)? temp_packet_data : 0;
assign packet_output_2 = (select_output_reg == 2)? temp_packet_data : 0;
assign packet_output_3 = (select_output_reg == 3)? temp_packet_data : 0;
assign packet_valid_o1 = (select_output_reg == 1)? packet_valid : 0;
assign packet_valid_o2 = (select_output_reg == 2)? packet_valid : 0;
assign packet_valid_o3 = (select_output_reg == 3)? packet_valid : 0;
always @ (posedge clk or posedge rst) begin
        if (rst == 1)
                cs <= WAIT_FIFO1;
        else
                cs \le ns;
end
always @ (posedge clk or posedge rst) begin
        if (rst == 1)
                select_output_reg <= 0;</pre>
        else
                select_output_reg <= select_output;</pre>
end
always@(posedge clk or posedge rst) begin
        if(rst) begin
```

```
packet_counter <= 0;</pre>
        end
        else begin
                if(load_packet_count) begin
                         packet_counter <= fifo1_datain[15:8];</pre>
                end
                else if(clear_packet_count == 1) begin
                         packet_counter <=0;</pre>
                end
                else if ((packet_counter ==1) | | (fifo2_empty == 1) | | (packet_dec_en == 0)) begin
                         packet_counter <= packet_counter;</pre>
                end
                else
                         packet_counter <= packet_counter -1;</pre>
        end
end
always @(fifo1_empty, fifo2_empty, done, cs, fifo1_datain, packet_counter,
fifo2_data) begin
        case(cs)
                WAIT_FIFO1: begin
                         fifo1\_ren = 0;
                         load_packet_count =0;
                         packet_dec_en =0;
                         temp_packet_data =0;
                         select_output=0;
                         clear_packet_count =1;
                         packet_valid = 0;
                         fifo2\_ren = 0;
                         if(fifo1\_empty == 0)
                                 ns <= READ_FIFO1;
```

```
else
               ns <= WAIT_FIFO1;
end
READ_FIFO1: begin
        clear_packet_count =0;
       packet_dec_en = 0;
        packet_valid = 0;
        fifo1_ren = 1;
        ns <= DECODE_FIFO1;
end
DECODE_FIFO1: begin
        fifo1_ren = 0;
        fifo2\_ren = 1;
       clear_packet_count =0;
        load_packet_count = 1;
        packet_dec_en =0;
        if(0 <= fifo1_datain[7:0] && fifo1_datain[7:0] <= 127)
               select_output = 1;
       else if( 128 <= fifo1_datain[7:0] && fifo1_datain[7:0] <= 195)
               select_output = 2;
        else if( 196 <= fifo1_datain[7:0] && fifo1_datain[7:0] <=255)
               select_output = 3;
        else
               select_output = 0;
       if(fifo2\_empty == 1)
               ns <= DECODE_FIFO1;</pre>
        else
               ns <= READ_PACKET_DATA;</pre>
        if(packet_counter >= 1)
               temp_packet_data = fifo2_data;
```

```
else
                       temp_packet_data = 0;
       end
       READ_PACKET_DATA: begin
               load_packet_count = 0;
               packet_dec_en = 1;
               packet_valid = 1;
               temp_packet_data = fifo2_data;
               if(packet_counter == 3 & fifo1_empty == 0)
                      ns <= READ_NEXT_FIFO1;</pre>
               else if(done == 1 \&\& fifo1_empty == 1)
                      ns <= WAIT_FIFO1;
               else
                      ns <= READ_PACKET_DATA;</pre>
       end
       READ_NEXT_FIFO1: begin
               temp_packet_data = fifo2_data;
               if(fifo1\_empty == 0)
                       fifo1_ren = 1;
               else
                       fifo1\_ren = 0;
               if(fifo1\_empty == 0)
                      ns <= DECODE_FIFO1;</pre>
               else
                      ns <= WAIT_FIFO1;
               end
       default : ns <= WAIT_FIFO1;</pre>
endcase
```


end


endmodule

35

Asynchronous FIFO:

Asynchronous FIFO is used because here we are dealing with two different clock frequencies. To avoid the confusion for full and empty condition of FIFO binary code is converted into gray code and one extra bit is added to the MSB of actual data. The added MSB determines whether the write pointers and read pointers are full or empty. Async FIFO consists of write pointer, read pointer, FIFO memory along with synchronizer to compare the values of read and write pointers.





FIFO Source code:-

```
//FIFO code
//Authors: Ramya, Hazim, Sneha
//References: 1. http://www.ijvdcs.org/uploads/625143IJVDCS4170-22.pdf
// Reference 2: https://www.ijert.org/design-and-implementation-of-four-port-router-for-network-on-chip
//Reference 3: https://ieeexplore.ieee.org/abstract/document/6949913
//Reference 4: https://github.com/vritry/ROUTER-1X3-RTL-DESIGN/blob/master/RTL/router_top.v
module fifo( data_output, write_inc, full, read_inc, empty, data_in, read_clk,
write_clk, reset);
parameter DATA_WIDTH = 8;
parameter DEPTH = 8;
output reg [DATA_WIDTH - 1 : 0] data_output;
input [DATA_WIDTH - 1:0] data_in;
output full;
output empty;
input write_inc, read_inc;
input read_clk, write_clk;
input reset;
reg [$clog2(DEPTH) : 0] read_ptr, read_sync_1, read_sync_2;
reg [$clog2(DEPTH): 0] write_ptr, wr_sync_1, wr_sync_2;
reg [DATA_WIDTH-1:0] mem [DEPTH-1:0];
wire [$clog2(DEPTH): 0] read_ptr_b, read_ptr_g;
wire [$clog2(DEPTH) : 0] write_ptr_b, write_ptr_g;
wire [$clog2(DEPTH)-1:0] read_mem_ptr;
wire [$clog2(DEPTH)-1:0] write_mem_ptr;
assign write_mem_ptr = write_ptr[$clog2(DEPTH)-1:0];
assign read_mem_ptr = read_ptr[$clog2(DEPTH)-1:0];
//Write pointer increment and write logic//
```

```
always @(posedge write_clk or posedge reset) begin
        if (reset)
                write_ptr \leq 0;
        else if (write_inc == 1 && full == 0) begin
                write_ptr <= write_ptr + 1;</pre>
                mem[write_mem_ptr] <= data_in;
        end
        else
                write_ptr <= write_ptr;</pre>
end
//Read Pointer Increment
always @(posedge read_clk or posedge reset) begin
        if (reset) begin
                read_ptr \le 0;
        end
        else if (read_inc == 1 && empty == 0) begin
                read_ptr <= read_ptr + 1;</pre>
                data_output <= mem[read_mem_ptr];</pre>
        end
        else
                read_ptr <= read_ptr;</pre>
end
// Synchronizing Grey code converted Read Pointer to Write clock Domain
always @(posedge write_clk or posedge reset) begin
        if(reset == 1) begin
                read_sync_1 <= 0;
                read sync 2 \le 0;
        end
        else begin
                read_sync_1 <= read_ptr_g;</pre>
```

```
read_sync_2 <= read_sync_1;</pre>
        end
end
//Synchronizig Grey code converted Write pointer to Read clock domain
always @(posedge read_clk or posedge reset) begin
       if(reset == 1) begin
               wr_sync_1 \le 0;
               wr_sync_2 \le 0;
        end
        else begin
               wr_sync_1 <= write_ptr_g;
               wr_sync_2 \le wr_sync_1;
        end
end
// Memory Data Read
//assign data_output = mem[read_mem_ptr];
//return Full
assign full = returnFull(read_ptr_b, write_ptr);
// return Empty
assign empty = returnEmpty(read_ptr, write_ptr_b);
// Write pointer Binary2Gray
assign write_ptr_g = write_ptr ^ (write_ptr>>1);
//Read Pointer Binary2Gray
assign read_ptr_g = read_ptr ^ (read_ptr>>1);
// Write Pointer Gray2Binary
genvar i;
generate
        assign write_ptr_b[$clog2(DEPTH)] = wr_sync_2[$clog2(DEPTH)];
        for(i=$clog2(DEPTH)-1; i>=0; i=i-1) begin: WrGtoB
               assign write_ptr_b[i] = wr_sync_2[i] ^ write_ptr_b[i+1];
```

```
end
endgenerate
//Read Pointer Gray2Binary
genvar j;
generate
        assign read_ptr_b[$clog2(DEPTH)] = read_sync_2[$clog2(DEPTH)];
        for(j=\$clog2(DEPTH)-1; j>=0; j=j-1) begin : RdGtoB
               assign read_ptr_b[j] = read_sync_2[j] ^ read_ptr_b[j+1];
        end
endgenerate
// Function to calculate Empty Condition
function returnEmpty(input [$clog2(DEPTH):0] rdptr, input [$clog2(DEPTH):0] wrptr);
begin
       if(rdptr == wrptr)
               returnEmpty = 1'b1;
        else
               returnEmpty = 1'b0;
        end
endfunction
// Function to calculate Full condition
function returnFull(input [$clog2(DEPTH):0]rdptr, input [$clog2(DEPTH):0]wrptr);
begin
       if(wrptr[$clog2(DEPTH)-1:0] == rdptr[$clog2(DEPTH)-1:0] &&
        write_ptr[$clog2(DEPTH)] != read_ptr[$clog2(DEPTH)])
               returnFull = 1;
        else
               returnFull = 0;
end
endfunction
endmodule
```

Compilation and simv results:-

1. Transmitter:-

```
kshaikh@ecs-pa-coding1 ExpProject]$ vcs -debug_access+all trans_testbe
Chronologic VCS (TM)
Version S-2021.09_Full64 -- Wed May 11 19:57:35 2022
                       arting vcs inline pass...

module and OUDP read.

copiling module packet_gen_tb

copiling module packet_gen_tb

copiling module packet_gen_tb

copiling module packet_gen_tb

colored asymmolic = 0.7/../siwv.daidir//_cuarc0.50 objs/amcQw_d.0

- claracd _asymmolic = 0.7/../siwv.daidir//_cuarc0.50 objs/amcQw_d.0

- claracd _asymmolic = 0.7/../siwv.daidir//_cuarc0.50 objs/amcQw_d.0

- claracd _asymmolic = 0.7/../siwv.daidir/lip.

- 0../siw ]; then chmod a-x _./siwv; ft

- 0../siw ]; then chmod a-x _./siwv; ft

- 0../siw ]; then chmod a-x _./siwv; ft

- 0../siw ] chmose __dain_tb

- 0../siw ] chmose __dai
    Finish at simulation time


Y C S S im u l a tion R e p o r t

Time: 168 us

CPU Time: 0.240 seconds; Data structure size: 0.046


Wed Mey 11 19:59:17 2022


[hkshaikh@ecs-pa-coding1 ExpProject] $ ||
| DVI - Spicest - [Obt 1] | Annochodent - (770-Cup Project viciplas options (Spicest Spicest S
         AHistory (Search Files (Search Identifiers (Open...)
```





2. Router:-


```
| Machababhec-pa-cadong taphrogen() yes dabbag accessful textbench.v
| Wersin 5-202_clitch | West phromogeners | West phromoge
```
















Router Synthesis (Schematic):-



Zoom-in View of Detailed Router Synthesis Diagram:-



Synthesis Script (with High Map Effort):

Synthesis Script/Log

```
#Read the design in
read_file -format verilog {"fifo.v"}
read_file -format verilog {"write.v"}
read_file -format verilog {"read.v"}
read_file -format verilog {"router.v"}
#set the current design
set current_design router
#link the design to the libraries
link
#create clock
create_clock "clk1" -period 4 -name "clk1"
set_dont_touch_network "clk1"
create_clock "clk2" -period 10 -name "clk2"
set_dont_touch_network "clk2"
#false path
set_false_path -from clk1 -to clk2
#specify max/min delays for input/output ports
set_input_delay -clock clk1 -max -rise 2 "packet_valid_i"
set_input_delay -clock clk1 -min -rise 1 "packet_valid_i"
set_input_delay -clock clk1 -max -rise 2 "packet_in"
set_input_delay -clock clk1 -min -rise 1 "packet_in"
set_input_delay -clock clk1 -max -rise 2 "rst"
set_input_delay -clock clk1 -min -rise 1 "rst"
set_input_delay -clock clk1 -max -rise 2 "clk1"
set_input_delay -clock clk1 -min -rise 1 "clk1"
set_input_delay -clock clk2 -max -rise 2 "clk2"
set_input_delay -clock clk2 -min -rise 1 "clk2"
set_output_delay -clock clk1 -max -rise 2 "stop_packet_send"
```

```
set_output_delay -clock clk1 -min -rise 1 "stop_packet_send"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o1"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o1"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o2"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o2"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o3"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o3"
set_output_delay -clock clk2 -max -rise 2 "packet_out1"
set_output_delay -clock clk2 -min -rise 1 "packet_out1"
set_output_delay -clock clk2 -max -rise 2 "packet_out2"
set_output_delay -clock clk2 -min -rise 1 "packet_out2"
set_output_delay -clock clk2 -max -rise 2 "packet_out3"
set_output_delay -clock clk2 -min -rise 1 "packet_out3"
#set area constraint to 0 for optimum area
set_max_area 0
#set operating conditions
set_operating_conditions -library "lsi_10k" "BCCOM"
#synthesize
compile -map_effort high -boundary_optimization
#generate reports
report_attribute > report_attribute.txt
report_area > report_area.txt
report_constraints -all_violators > report_constraints.txt
#report_timing -path full -delay max -max_paths 1 -nworst 1 > report_timing.txt
report_timing > report_timing.txt
```

Area Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: area

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 00:55:42 2022

Information: Updating design information... (UID-85)

Library(s) Used:

lsi_10k (File: /opt/synopsys/syn/S-2021.06-SP1/libraries/syn/lsi_10k.db)

Number of ports: 152

Number of nets: 441

Number of cells: 306

Number of combinational cells: 225

Number of sequential cells: 75

Number of macros/black boxes: 0

Number of buf/inv: 37

Number of references: 7

Combinational area: 337.000000

Buf/Inv area: 38.000000

Noncombinational area: 473.000000

Macro/Black Box area: 0.000000

Net Interconnect area: undefined (No wire load specified)

Total cell area: 810.000000

Total area: undefined

Information: This design contains black box (unknown) components. (RPT-8)

Timing Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: timing

-path full

-delay max

-max_paths 1

Design: router

Version: S-2021.06-SP1

Date : Mon May 2 00:55:42 2022

Operating Conditions: BCCOM Library: lsi_10k

Wire Load Model Mode: top

Startpoint: packet_valid_i

(input port clocked by clk1)

Endpoint: write_inst/cs_reg[1]

(rising edge-triggered flip-flop clocked by clk1)

Path Group: clk1

Path Type: max

Point	Incr Pat	h
clock clk1 (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
input external delay	2.00	2.00 r
packet_valid_i (in)	0.00	2.00 r

write_inst/packet_valid (write)	0.00	2.00 r		
write_inst/U21/Z (B4I)	0.08	2.08 f		
write_inst/U28/Z (AO4)	0.73	2.81 r		
write_inst/U29/Z (AO1P)	0.18	2.99 f		
write_inst/U30/Z (IVA)	0.16	3.15 r		
write_inst/cs_reg[1]/D (FD2)	0.00	3.15 r		
data arrival time	3.15			
clock clk1 (rise edge)	4.00 4.	00		
clock network delay (ideal)	0.00	4.00		
write_inst/cs_reg[1]/CP (FD2)	0.00	4.00 r		
library setup time	-0.85 3.1	15		
data required time	3.15	5		
data required time	3.15	5		
data arrival time	-3.15			
slack (MET)	0.00			
Startpoint: read_inst/packet_co	ounter_reg[5]			
(rising edge-triggered flip-flop clocked by clk2)				
Endpoint: read_inst/packet_counter_reg[0]				
(rising edge-triggered flip	-flop clocke	d by clk2)		
Path Group: clk2				

Point	Incr	Pat	h
clock clk2 (rise edge)	0.0	00	0.00

Path Type: max

clock network delay (ideal)	0.00	0.00	
read_inst/packet_counter_reg[5]/CP	(FD2)	0.00	0.00 r
read_inst/packet_counter_reg[5]/QN	(FD2)	0.96	0.96 f
read_inst/U107/Z (ND4)	0.47	1.43	r
read_inst/U84/Z (NR4)	0.19	1.62	f
read_inst/U83/Z (ND2)	0.39	2.01	r
read_inst/U81/Z (ND2)	0.11	2.12	f
read_inst/U8/Z (AO3)	1.46	3.58 1	:
read_inst/U80/Z (AN3)	0.95	4.53	r
read_inst/U61/Z (ND2)	0.11	4.64	f
read_inst/U59/Z (AO3)	0.40	5.04	r
read_inst/packet_counter_reg[0]/D (FD2)	0.00	5.04 r
data arrival time	5.04	ŀ	
clock clk2 (rise edge)	10.00	0.00	
clock network delay (ideal)	0.00	10.00	
read_inst/packet_counter_reg[0]/CP	(FD2)	0.00	10.00 r
library setup time	-0.85 9	.15	
data required time	9.1	15	
data required time	9.1	15	
data arrival time	-5.04	1	
slack (MET)	4.11	l	

Constraints Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report : constraint

-all_violators

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 00:55:42 2022

max_area

	Required	Actual	
Design	Area	Area	Slack
router	0.00	810.00	-810.00 (VIOLATED)

Attributes Report:-

Information: Building the design 'fifo' instantiated from design 'router' with

the parameters "DATA_WIDTH=16,DEPTH=2". (HDL-193)

Warning: Cannot find the design 'fifo' in the library 'WORK'. (LBR-1)

Information: Building the design 'fifo' instantiated from design 'router' with

the parameters "DATA_WIDTH=8,DEPTH=64". (HDL-193)

Warning: Cannot find the design 'fifo' in the library 'WORK'. (LBR-1)

Warning: Unable to resolve reference 'fifo' in 'router'. (LINK-5)

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: Attribute

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 00:55:42 2022

Design	Object	Туре	Attribute Name Value	
router	router	design	design_voltage_unit 1000.00	00000
router	router	design	design_current_unit 0.00100	00
router	router	design	design_resistance_unit 10000.	000000
router	router	design	design_cap_unit 0.000100)
router	router	design	design_time_unit 1.00000	0
router	router	design	compile_cpu_hostname ecs-	pa-coding1.ecs.csus.edu
router	router	design	ice_canonical_xor2_delay 0.537	7872
router	router	design	ice_canonical_nand2_delay 0.21	9973
router	router	design	testdb_meth_sig_usage_option	
			00207	

98307

router	router	design	testdb_meth_sig_usage 106499
router	router	design	testdb_meth_name multiplexed_flip_flop
router	router	design	map_effort_option 3
router	router	design	map true
router	router	design	exact_sequential_map false
router	router	design	pads_thru_hier false
router	router	design	pads_respect_hier false
router	router	design	redundancy_removal true
router	router	design	instance_name_suffix
router	router	design	multibit_mode non_timing_driven
router	router	design	compile_tdrs_cpu_time 0.345882
router	router	design	compile_lib_cpu_time 0.164389
router	router	design	compile_tot_cpu_time 1.638793
router	router	design	compile_rbo_cpu_time 0.502469
router	router	design	compile_abo_cpu_time 0.554005
router	router	design	compile_tot_wall_time 1.903931
router	router	design	temperature_from_min_lib 0.000000
router	router	design	temperature_from_max_lib 0.000000
router	router	design	max_area 0.000000
router	router	design	ungroup_all_option false
router	router	design	scan_state_route_serial false
router	router	design	scan_state_route_clocks false
router	router	design	scan_state_route_enables false
router	router	design	scan_state_type 1
router	router	design	min_wire_load_selection_type
			0
router	router	design	wire_load_selection_type 0
router	router	design	hdl_library WORK
router	router	design	hdl_template router
router	router	design	hdl_canonical_default_params

DATA_WIDTH=32'h00000008,TS1=8'h01,TS2=8'h02,TS3=8'h03

```
hdl_default_parameters TS1 => 8'h01, TS2 => 8'h02, TS3 => 8'h03,
router
            router
DATA_WIDTH => 8
                          design
                                  hdl_canonical_params
router
            router
router
            router
                          design
                                  hdl_parameters
                                  link_design_libraries
                                                         WORK
router
            router
                          design
                          design presto_gtech_count
                                                           12
router
            router
            buff_out_reg[0]
                             cell
                                    ff_edge_sense
                                                          1
router
            buff_out_reg[0]
router
                             cell
                                    hdl_instance_name
                                                             buff_out_reg[0]
                                                          1
            buff_out_reg[1]
                             cell
                                    ff_edge_sense
router
            buff_out_reg[1]
                             cell
                                    hdl_instance_name
                                                             buff_out_reg[1]
router
            buff_out_reg[2]
                             cell
                                     ff_edge_sense
                                                          1
router
            buff_out_reg[2]
                             cell
                                    hdl_instance_name
                                                             buff_out_reg[2]
router
                                                          1
router
            buff_out_reg[3]
                             cell
                                     ff_edge_sense
            buff_out_reg[3]
                                     hdl_instance_name
router
                             cell
                                                             buff_out_reg[3]
                                     ff_edge_sense
                                                          1
router
            buff_out_reg[4]
                             cell
            buff_out_reg[4]
                             cell
                                    hdl_instance_name
                                                             buff_out_reg[4]
router
            buff_out_reg[5]
                             cell
                                     ff_edge_sense
                                                          1
router
            buff_out_reg[5]
router
                             cell
                                    hdl_instance_name
                                                             buff_out_reg[5]
            buff_out_reg[6]
                             cell
                                     ff_edge_sense
                                                          1
router
            buff_out_reg[6]
                             cell
                                    hdl_instance_name
                                                             buff_out_reg[6]
router
            buff_out_reg[7]
                             cell
                                     ff_edge_sense
                                                          1
router
            buff_out_reg[7]
                                                             buff_out_reg[7]
router
                             cell
                                    hdl_instance_name
            fifo1_inst
                           cell
                                  hdl_instance_name
                                                          fifo1_inst
router
            fifo1_inst
                           cell
                                  array_ref
                                                     0
router
            fifo2 inst
                                  hdl instance name
                                                          fifo2 inst
router
                           cell
            fifo2_inst
                                  array_ref
                                                     0
                           cell
router
            read_inst
                           cell
                                  hdl_instance_name
                                                          read_inst
router
            read_inst
                           cell
                                  array_ref
                                                     0
router
            write_inst
                           cell
                                  hdl_instance_name
                                                          write_inst
router
```

```
write_inst
                            cell
                                   array_ref
                                                       0
router
                                                            buff_out[0]
            buff_out[0]
                                    net_original_name
router
                             net
            buff_out[0]
                                    three_state
                                                         true
router
                             net
router
            buff_out[1]
                             net
                                    net_original_name
                                                            buff_out[1]
router
            buff_out[1]
                                    three_state
                                                         true
                             net
                                                            buff_out[2]
router
            buff_out[2]
                                    net_original_name
                             net
            buff_out[2]
                                    three_state
router
                             net
                                                         true
            buff_out[3]
                                    net_original_name
                                                            buff_out[3]
router
                             net
            buff_out[3]
                                    three_state
                                                         true
router
                             net
            buff_out[4]
                                    net_original_name
                                                            buff_out[4]
router
                             net
router
            buff_out[4]
                             net
                                    three_state
                                                         true
            buff_out[5]
                                    net_original_name
                                                            buff_out[5]
router
                             net
            buff_out[5]
                                    three_state
                                                         true
router
                             net
router
            buff_out[6]
                             net
                                    net_original_name
                                                            buff_out[6]
            buff_out[6]
                                    three_state
router
                             net
                                                         true
            buff_out[7]
                                    net_original_name
                                                            buff_out[7]
router
                             net
            buff_out[7]
                                    three_state
                                                         true
router
                             net
                                 net_original_name
            clk1
                          net
                                                          clk1
router
            clk1
                                 three_state
router
                          net
                                                      true
            clk2
                          net
                                 net_original_name
                                                          clk2
router
            clk2
                                 three_state
router
                          net
                                                      true
            fifo1_datain[0]
                                     net_original_name
                                                             fifo1_datain[0]
router
                             net
            fifo1_datain[0]
                                     three_state
router
                             net
                                                          true
            fifo1_datain[1]
                                     net_original_name
                                                             fifo1_datain[1]
router
                             net
            fifo1_datain[1]
                                     three state
                                                          true
router
                             net
            fifo1_datain[2]
                                                             fifo1_datain[2]
                                     net_original_name
router
                             net
router
            fifo1_datain[2]
                             net
                                     three state
                                                         true
            fifo1_datain[3]
                                                             fifo1_datain[3]
                                     net_original_name
router
                             net
            fifo1_datain[3]
                                     three_state
router
                             net
                                                         true
router
            fifo1_datain[4]
                                     net_original_name
                                                             fifo1_datain[4]
```

```
fifo1_datain[4]
                                     three_state
router
                             net
                                                          true
                                     net_original_name
            fifo1_datain[5]
                                                              fifo1_datain[5]
router
                              net
            fifo1_datain[5]
                                      three_state
router
                              net
                                                          true
router
            fifo1_datain[6]
                              net
                                     net_original_name
                                                              fifo1_datain[6]
            fifo1_datain[6]
                                      three_state
                                                          true
router
                             net
            fifo1_datain[7]
                                     net_original_name
                                                              fifo1_datain[7]
router
                             net
            fifo1_datain[7]
                                     three_state
router
                                                          true
                             net
            fifo1_datain[8]
                                     net_original_name
                                                              fifo1_datain[8]
router
                             net
            fifo1_datain[8]
                                     three_state
                                                          true
router
                             net
            fifo1_datain[9]
                                     net_original_name
                                                              fifo1_datain[9]
router
                             net
            fifo1_datain[9]
                             net
                                      three_state
                                                          true
router
            fifo1_datain[10]
                                      net_original_name
                                                               fifo1_datain[10]
router
                              net
            fifo1_datain[10]
                                      three_state
router
                              net
                                                           true
router
            fifo1_datain[11]
                                      net_original_name
                                                               fifo1_datain[11]
            fifo1_datain[11]
                                      three_state
router
                              net
                                                           true
            fifo1_datain[12]
                                      net_original_name
                                                               fifo1_datain[12]
router
                              net
            fifo1_datain[12]
                                      three_state
router
                              net
                                                           true
            fifo1_datain[13]
                                      net_original_name
                                                               fifo1_datain[13]
router
                              net
            fifo1_datain[13]
                                      three_state
router
                              net
                                                           true
            fifo1_datain[14]
                                      net_original_name
                                                               fifo1_datain[14]
router
                              net
            fifo1_datain[14]
                                      three_state
router
                              net
                                                           true
            fifo1_datain[15] net
                                      net_original_name
                                                               fifo1_datain[15]
router
            fifo1_datain[15]
                                      three_state
router
                              net
                                                           true
            fifo1_dataout[0]
                                      net_original_name
                                                               fifo1_dataout[0]
router
                              net
            fifo1_dataout[0]
                                      three state
router
                                                           true
            fifo1_dataout[1] net
                                      net_original_name
                                                               fifo1_dataout[1]
router
router
            fifo1 dataout[1] net
                                      three state
                                                           true
            fifo1_dataout[2] net
                                      net_original_name
                                                               fifo1_dataout[2]
router
            fifo1_dataout[2] net
                                      three_state
router
                                                           true
router
            fifo1_dataout[3] net
                                      net_original_name
                                                               fifo1_dataout[3]
```

```
fifo1_dataout[3] net
router
                                      three_state
                                                          true
            fifo1_dataout[4] net
                                      net_original_name
                                                              fifo1_dataout[4]
router
            fifo1_dataout[4] net
                                      three_state
router
                                                          true
router
            fifo1_dataout[5] net
                                      net_original_name
                                                              fifo1_dataout[5]
            fifo1_dataout[5] net
                                      three_state
                                                          true
router
            fifo1_dataout[6] net
                                      net_original_name
                                                              fifo1_dataout[6]
router
            fifo1_dataout[6] net
                                      three_state
router
                                                          true
            fifo1_dataout[7] net
                                      net_original_name
                                                              fifo1_dataout[7]
router
            fifo1_dataout[7] net
                                      three_state
                                                          true
router
            fifo1_dataout[8] net
                                      net_original_name
                                                              fifo1_dataout[8]
router
            fifo1_dataout[8] net
                                      three_state
                                                          true
router
            fifo1_dataout[9] net
                                      net_original_name
                                                              fifo1_dataout[9]
router
            fifo1_dataout[9] net
                                      three_state
router
                                                          true
router
            fifo1_dataout[10] net
                                      net_original_name
                                                              fifo1_dataout[10]
            fifo1_dataout[10] net
                                      three_state
router
                                                          true
            fifo1_dataout[11] net
                                      net_original_name
                                                              fifo1_dataout[11]
router
            fifo1_dataout[11] net
                                      three_state
router
                                                          true
            fifo1_dataout[12] net
                                      net_original_name
                                                              fifo1_dataout[12]
router
            fifo1_dataout[12] net
                                      three_state
router
                                                           true
            fifo1_dataout[13] net
                                      net_original_name
                                                              fifo1_dataout[13]
router
            fifo1_dataout[13] net
                                      three_state
router
                                                          true
            fifo1_dataout[14] net
                                      net_original_name
                                                              fifo1_dataout[14]
router
            fifo1_dataout[14] net
                                      three_state
router
                                                           true
            fifo1_dataout[15] net
                                      net_original_name
                                                              fifo1_dataout[15]
router
            fifo1_dataout[15] net
                                      three state
router
                                                           true
            fifo1_empty
                                     net_original_name
router
                             net
                                                             fifo1_empty
router
            fifo1 empty
                             net
                                     three state
                                                         true
            fifo1_full
                                   net_original_name
                                                           fifo1_full
router
                           net
            fifo1_full
                                   three_state
router
                           net
                                                       true
                                                            fifo1_ren
router
            fifo1_ren
                                   net_original_name
                            net
```

```
fifo1_ren
                                   three_state
router
                           net
                                                       true
            fifo1_wen
                                    net_original_name
                                                            fifo1_wen
router
                            net
                                    three_state
            fifo1_wen
                                                        true
router
                            net
router
            fifo2_dataout[0] net
                                     net_original_name
                                                             fifo2_dataout[0]
            fifo2_dataout[0] net
                                     three_state
                                                         true
router
            fifo2_dataout[1] net
                                     net_original_name
                                                             fifo2_dataout[1]
router
            fifo2_dataout[1] net
                                     three_state
router
                                                         true
            fifo2_dataout[2] net
                                     net_original_name
                                                             fifo2_dataout[2]
router
            fifo2_dataout[2] net
                                     three_state
                                                         true
router
            fifo2_dataout[3] net
                                     net_original_name
                                                             fifo2_dataout[3]
router
            fifo2_dataout[3] net
router
                                     three_state
                                                         true
            fifo2_dataout[4]
                                     net_original_name
                                                             fifo2_dataout[4]
                             net
router
            fifo2_dataout[4] net
                                     three_state
                                                         true
router
router
            fifo2_dataout[5]
                                     net_original_name
                                                             fifo2_dataout[5]
            fifo2_dataout[5]
                                     three_state
router
                                                         true
            fifo2_dataout[6]
                                     net_original_name
                                                             fifo2_dataout[6]
router
            fifo2_dataout[6]
                             net
                                     three_state
router
                                                         true
            fifo2_dataout[7]
                             net
                                     net_original_name
                                                             fifo2_dataout[7]
router
            fifo2_dataout[7]
                                     three_state
router
                             net
                                                         true
            fifo2_empty
                             net
                                     net_original_name
                                                             fifo2_empty
router
            fifo2_empty
                                     three_state
router
                             net
                                                         true
            fifo2_ren
                           net
                                   net_original_name
                                                           fifo2_ren
router
            fifo2_ren
                                   three_state
router
                           net
                                                       true
            fifo2_wen
                                    net_original_name
                                                            fifo2_wen
router
                            net
                                    three state
            fifo2_wen
router
                            net
                                                        true
            packet_in[0]
                                    net_original_name
                                                            packet_in[0]
router
                            net
            packet_in[1]
                            net
                                    net_original_name
                                                            packet_in[1]
router
            packet_in[2]
                                    net_original_name
                                                            packet_in[2]
router
                            net
            packet_in[3]
                                    net_original_name
                                                            packet_in[3]
router
                            net
router
            packet_in[4]
                                    net_original_name
                                                            packet_in[4]
                            net
```

router	packet_in[5]	net	net_original_name	packet_in[5]
router	packet_in[6]	net	net_original_name	packet_in[6]
router	packet_in[7]	net	net_original_name	packet_in[7]
router	packet_out1[0]	net	net_original_name	packet_out1[0]
router	packet_out1[1]	net	net_original_name	packet_out1[1]
router	packet_out1[2]	net	net_original_name	packet_out1[2]
router	packet_out1[3]	net	net_original_name	packet_out1[3]
router	packet_out1[4]	net	net_original_name	packet_out1[4]
router	packet_out1[5]	net	net_original_name	packet_out1[5]
router	packet_out1[6]	net	net_original_name	packet_out1[6]
router	packet_out1[7]	net	net_original_name	packet_out1[7]
router	packet_out2[0]	net	net_original_name	packet_out2[0]
router	packet_out2[1]	net	net_original_name	packet_out2[1]
router	packet_out2[2]	net	net_original_name	packet_out2[2]
router	packet_out2[3]	net	net_original_name	packet_out2[3]
router	packet_out2[4]	net	net_original_name	packet_out2[4]
router	packet_out2[5]	net	net_original_name	packet_out2[5]
router	packet_out2[6]	net	net_original_name	packet_out2[6]
router	packet_out2[7]	net	net_original_name	packet_out2[7]
router	packet_out3[0]	net	net_original_name	packet_out3[0]
router	packet_out3[1]	net	net_original_name	packet_out3[1]
router	packet_out3[2]	net	net_original_name	packet_out3[2]
router	packet_out3[3]	net	net_original_name	packet_out3[3]
router	packet_out3[4]	net	net_original_name	packet_out3[4]
router	packet_out3[5]	net	net_original_name	packet_out3[5]
router	packet_out3[6]	net	net_original_name	packet_out3[6]
router	packet_out3[7]	net	net_original_name	packet_out3[7]
router	packet_valid_i	net	net_original_name	packet_valid_i
router	packet_valid_o1	net	net_original_name	packet_valid_o1
router	packet_valid_o2	net	net_original_name	packet_valid_o2

packet_valid_o3 net net_original_name packet_valid_o3 router net_original_name net rst router three_state true router rst net router stop_packet_send net net_original_name stop_packet_send read_inst/clk router net three_state true read_inst/fifo1_datain[2] router net three_state true read_inst/fifo1_datain[3] router three_state net true read_inst/fifo1_datain[4] router net three_state true read_inst/fifo1_datain[5] router net three_state true router read_inst/fifo1_datain[6] net three_state true read_inst/fifo1_datain[7] router net three_state true read_inst/fifo1_datain[8] router net three_state true router read_inst/fifo1_datain[9] net three_state true read_inst/fifo1_datain[10] router net three_state true read_inst/fifo1_datain[11] router net three_state true read_inst/fifo1_datain[12] router net three state true read_inst/fifo1_datain[13] router net three_state true router read_inst/fifo1_datain[14]

	net	three_state	true
router	read_inst/fifo1_	_datain[15]	
	net	three_state	true
router	read_inst/fifo1_	empty	
	net	three_state	true
router	read_inst/fifo1_	ren	
	net	three_state	true
router	read_inst/packe	t_datain[0]	
	net	three_state	true
router	read_inst/packe	t_datain[1]	
	net	three_state	true
router	read_inst/packe	t_datain[2]	
	net	three_state	true
router	read_inst/packe	t_datain[3]	
	net	three_state	true
router	read_inst/packe	t_datain[4]	
	net	three_state	true
router	read_inst/packe	t_datain[5]	
	net	three_state	true
router	read_inst/packe	t_datain[6]	
	net	three_state	true
router	read_inst/packe	t_datain[7]	
	net	three_state	true
router	read_inst/packe	t_empty	
	net	three_state	true
router	read_inst/packe	t_ren	
	net	three_state	true
router	read_inst/rst	net three_state	true
router	write_inst/N54	net three_state	e true
router	write_inst/N55	net three_state	e true

write_inst/add_97/carry[3] router net three_state true write_inst/buff_out[3] router net three_state true write_inst/buff_out[4] router three_state net true write_inst/buff_out[5] router net three_state true write_inst/buff_out[6] router net three_state true write_inst/buff_out[7] router net three_state true write_inst/clk net three_state router true router write_inst/fifo1_datain[0] net three_state true write_inst/fifo1_datain[1] router net three_state true write_inst/fifo1_datain[2] router net three_state true router write_inst/fifo1_datain[3] net three_state true write_inst/fifo1_datain[4] router net three_state true write_inst/fifo1_datain[5] router net three_state true write_inst/fifo1_datain[6] router net three state true write_inst/fifo1_datain[7] router net three_state true router write_inst/fifo1_datain[8]

	net three_state true
router	write_inst/fifo1_datain[9]
	net three_state true
router	write_inst/fifo1_datain[10]
	net three_state true
router	write_inst/fifo1_datain[11]
	net three_state true
router	write_inst/fifo1_datain[12]
	net three_state true
router	write_inst/fifo1_datain[13]
	net three_state true
router	write_inst/fifo1_datain[14]
	net three_state true
router	write_inst/fifo1_datain[15]
	net three_state true
router	write_inst/fifo1_full
	net three_state true
router	write_inst/fifo1_wen
	net three_state true
router	write_inst/fifo2_wen
	net three_state true
router	write_inst/rst net three_state true
router	buff_out_reg[2]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[1]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[3]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[4]/CP pin pin_on_clock_network_per_scn
	true

buff_out_reg[5]/CP pin pin_on_clock_network_per_scn router true buff_out_reg[0]/CP pin pin_on_clock_network_per_scn router true buff_out_reg[6]/CP pin router pin_on_clock_network_per_scn true buff_out_reg[7]/CP pin pin_on_clock_network_per_scn router true read_inst/clk pin_on_clock_network_per_scn router pin true write_inst/clk pin_on_clock_network_per_scn router pin true fifo2_inst/read_clk router pin pin_on_clock_network_per_scn true fifo1_inst/read_clk router pin pin_on_clock_network_per_scn true fifo2_inst/write_clk router pin pin_on_clock_network_per_scn true fifo1_inst/write_clk router pin_on_clock_network_per_scn pin true read_inst/packet_counter_reg[0]/CP router pin pin_on_clock_network_per_scn true read_inst/packet_counter_reg[1]/CP router pin pin_on_clock_network_per_scn true

read_inst/packet_counter_reg[2]/CP router pin_on_clock_network_per_scn pin true router read_inst/packet_counter_reg[3]/CP pin pin_on_clock_network_per_scn true read_inst/packet_counter_reg[4]/CP router pin pin_on_clock_network_per_scn true read_inst/packet_counter_reg[5]/CP router pin_on_clock_network_per_scn pin true read_inst/packet_counter_reg[6]/CP router pin pin_on_clock_network_per_scn true read_inst/cs_reg[0]/CP router pin pin_on_clock_network_per_scn true read_inst/cs_reg[1]/CP router pin pin_on_clock_network_per_scn true router read_inst/select_output_reg_reg[0]/CP pin_on_clock_network_per_scn pin true read_inst/select_output_reg_reg[1]/CP router pin_on_clock_network_per_scn pin true write_inst/cs_reg[0]/CP router pin pin_on_clock_network_per_scn

true

write_inst/cs_reg[1]/CP router pin_on_clock_network_per_scn pin true router write_inst/data_counter_reg[2]/CP pin pin_on_clock_network_per_scn true write_inst/data_counter_reg[1]/CP router pin_on_clock_network_per_scn pin true write_inst/data_counter_reg[0]/CP router pin_on_clock_network_per_scn pin true read_inst/clear_packet_count_reg router cell hdl_instance_name clear_packet_count_reg read_inst/cs_reg[0] router cell ff_edge_sense 1 read_inst/cs_reg[0] router cell hdl_instance_name cs_reg[0] read_inst/cs_reg[1] router cell ff_edge_sense 1 read_inst/cs_reg[1] router cell hdl_instance_name cs_reg[1] read_inst/cs_reg[2] router cell ff_edge_sense 1 read_inst/cs_reg[2] router cell hdl_instance_name cs_reg[2] read_inst/fifo1_ren_reg router cell hdl_instance_name fifo1_ren_reg read_inst/load_packet_count_reg router

cell

hdl_instance_name

load_packet_count_reg

```
read_inst/packet_counter_reg[0]
router
                                                  1
                     cell
                            ff_edge_sense
            read_inst/packet_counter_reg[0]
router
                     cell
                            hdl_instance_name
                                                    packet_counter_reg[0]
router
            read_inst/packet_counter_reg[1]
                     cell
                            ff_edge_sense
                                                  1
            read_inst/packet_counter_reg[1]
router
                     cell
                            hdl_instance_name
                                                    packet_counter_reg[1]
            read_inst/packet_counter_reg[2]
router
                     cell
                            ff_edge_sense
                                                  1
            read_inst/packet_counter_reg[2]
router
                     cell
                            hdl_instance_name
                                                    packet_counter_reg[2]
            read_inst/packet_counter_reg[3]
router
                     cell
                            ff_edge_sense
                                                  1
            read_inst/packet_counter_reg[3]
router
                     cell
                            hdl_instance_name
                                                    packet_counter_reg[3]
            read_inst/packet_counter_reg[4]
router
                     cell
                            ff_edge_sense
                                                  1
            read_inst/packet_counter_reg[4]
router
                     cell
                            hdl_instance_name
                                                    packet_counter_reg[4]
            read_inst/packet_counter_reg[5]
router
                     cell
                                                  1
                            ff_edge_sense
            read_inst/packet_counter_reg[5]
router
                     cell
                            hdl_instance_name
                                                    packet_counter_reg[5]
            read_inst/packet_counter_reg[6]
router
                     cell
                            ff_edge_sense
                                                  1
router
            read_inst/packet_counter_reg[6]
                     cell
                            hdl_instance_name
                                                    packet_counter_reg[6]
            read_inst/packet_counter_reg[7]
router
                     cell
                            ff_edge_sense
                                                  1
```

router	read_inst/packet_co	ınter_reg[7]	
	cell hdl_	_instance_name	packet_counter_reg[7]
router	read_inst/packet_de	c_en_reg	
	cell hdl_	_instance_name	packet_dec_en_reg
router	read_inst/packet_rer	ı_reg	
	cell hdl_	_instance_name	packet_ren_reg
router	read_inst/packet_val	id_reg	
	cell hdl_	_instance_name	packet_valid_reg
router	read_inst/select_outp	out_reg[0]	
	cell hdl_	_instance_name	select_output_reg[0]
router	read_inst/select_outp	out_reg[1]	
	cell hdl_	_instance_name	select_output_reg[1]
router	read_inst/select_outp	out_reg_reg[0]	
	cell ff_e	dge_sense 1	
router	read_inst/select_outp	out_reg_reg[0]	
	cell hdl_	_instance_name	select_output_reg_reg[0]
router	read_inst/select_outp	out_reg_reg[1]	
	cell ff_e	dge_sense 1	
router	read_inst/select_outp	out_reg_reg[1]	
	cell hdl_	instance_name	select_output_reg_reg[1]
router	read_inst/temp_pack	cet_data_reg[0]	
	cell hdl_	instance_name	temp_packet_data_reg[0]
router	read_inst/temp_pacl	ket_data_reg[1]	
	cell hdl_	_instance_name	temp_packet_data_reg[1]
router	read_inst/temp_pacl	et_data_reg[2]	
	cell hdl_	_instance_name	temp_packet_data_reg[2]
router	read_inst/temp_pacl	ket_data_reg[3]	
	cell hdl_	_instance_name	temp_packet_data_reg[3]
router	read_inst/temp_pacl	ket_data_reg[4]	
	cell hdl_	_instance_name	temp_packet_data_reg[4]

```
read_inst/temp_packet_data_reg[5]
router
                     cell
                            hdl_instance_name
                                                     temp_packet_data_reg[5]
            read_inst/temp_packet_data_reg[6]
router
                     cell
                            hdl_instance_name
                                                     temp_packet_data_reg[6]
router
            read_inst/temp_packet_data_reg[7]
                     cell
                            hdl_instance_name
                                                     temp_packet_data_reg[7]
            write_inst/clear_data_count_reg
router
                     cell
                            hdl instance name
                                                     clear_data_count_reg
            write_inst/cs_reg[0]
router
                     cell
                            ff_edge_sense
                                                  1
            write_inst/cs_reg[0]
router
                     cell
                            hdl_instance_name
                                                     cs_reg[0]
            write_inst/cs_reg[1]
router
                     cell
                            ff_edge_sense
                                                  1
            write_inst/cs_reg[1]
router
                     cell
                            hdl_instance_name
                                                     cs_reg[1]
            write_inst/cs_reg[2]
router
                     cell
                            ff_edge_sense
                                                  1
            write_inst/cs_reg[2]
router
                     cell
                            hdl_instance_name
                                                     cs_reg[2]
            write_inst/data_counter_reg[0]
router
                     cell
                            ff_edge_sense
                                                  1
            write_inst/data_counter_reg[0]
router
                     cell
                            hdl_instance_name
                                                     data_counter_reg[0]
            write_inst/data_counter_reg[1]
router
                     cell
                            ff_edge_sense
                                                  1
router
            write_inst/data_counter_reg[1]
                     cell
                            hdl_instance_name
                                                     data_counter_reg[1]
            write_inst/data_counter_reg[2]
router
                     cell
                            ff_edge_sense
                                                  1
```

router	write_inst/data_	_counter_reg[2]	
	cell	hdl_instance_name	data_counter_reg[2]
router	write_inst/fifo1	_datain_reg[0]	
	cell	hdl_instance_name	fifo1_datain_reg[0]
router	write_inst/fifo1	_datain_reg[1]	
	cell	hdl_instance_name	fifo1_datain_reg[1]
router	write_inst/fifo1	_datain_reg[2]	
	cell	hdl_instance_name	fifo1_datain_reg[2]
router	write_inst/fifo1	_datain_reg[3]	
	cell	hdl_instance_name	fifo1_datain_reg[3]
router	write_inst/fifo1	_datain_reg[4]	
	cell	hdl_instance_name	fifo1_datain_reg[4]
router	write_inst/fifo1	_datain_reg[5]	
	cell	hdl_instance_name	fifo1_datain_reg[5]
router	write_inst/fifo1	_datain_reg[6]	
	cell	hdl_instance_name	fifo1_datain_reg[6]
router	write_inst/fifo1	_datain_reg[7]	
	cell	hdl_instance_name	fifo1_datain_reg[7]
router	write_inst/fifo1	_datain_reg[8]	
	cell	hdl_instance_name	fifo1_datain_reg[8]
router	write_inst/fifo1	_datain_reg[9]	
	cell	hdl_instance_name	fifo1_datain_reg[9]
router	write_inst/fifo1	_datain_reg[10]	
	cell	hdl_instance_name	fifo1_datain_reg[10]
router	write_inst/fifo1	_datain_reg[11]	
	cell	hdl_instance_name	fifo1_datain_reg[11]
router	write_inst/fifo1	_datain_reg[12]	
	cell	hdl_instance_name	fifo1_datain_reg[12]
router	write_inst/fifo1	_datain_reg[13]	
	cell	hdl_instance_name	fifo1_datain_reg[13]

router	write_inst/fifo1_datain_reg[14]	
	cell hdl_instance_name	fifo1_datain_reg[14]
router	write_inst/fifo1_datain_reg[15]	
	cell hdl_instance_name	fifo1_datain_reg[15]
router	write_inst/fifo1_valid_reg	
	cell hdl_instance_name	fifo1_valid_reg
router	write_inst/fifo1_wen_reg	
	cell hdl_instance_name	fifo1_wen_reg
router	write_inst/fifo2_wen_reg	
	cell hdl_instance_name	fifo2_wen_reg
router	write_inst/load_data_count_reg	
	cell hdl_instance_name	load_data_count_reg
router	write_inst/stop_packet_reg	
	cell hdl_instance_name	stop_packet_reg
router	write_inst/temp_fifo1_reg[0]	
	cell hdl_instance_name	temp_fifo1_reg[0]
router	write_inst/temp_fifo1_reg[1]	
	cell hdl_instance_name	temp_fifo1_reg[1]
router	write_inst/temp_fifo1_reg[2]	
	cell hdl_instance_name	temp_fifo1_reg[2]
router	write_inst/temp_fifo1_reg[3]	
	cell hdl_instance_name	temp_fifo1_reg[3]
router	write_inst/temp_fifo1_reg[4]	
	cell hdl_instance_name	temp_fifo1_reg[4]
router	write_inst/temp_fifo1_reg[5]	
	cell hdl_instance_name	temp_fifo1_reg[5]
router	write_inst/temp_fifo1_reg[6]	
	cell hdl_instance_name	temp_fifo1_reg[6]
router	write_inst/temp_fifo1_reg[7]	
	cell hdl_instance_name	temp_fifo1_reg[7]

router	read_inst/N30	net	net_original_1	name	SUM(1)
router	read_inst/N32	net	net_original_1	name	SUM(3)
router	read_inst/N34	net	net_original_1	name	SUM(5)
router	read_inst/N35	net	net_original_1	name	SUM(6)
router	read_inst/N36	net	net_original_1	name	SUM(7)
router	read_inst/clk	net	net_original_na	ıme	clk
router	read_inst/fifo1_	_datain[2	.]		
	net	net_or	riginal_name	fifo1_	datain[2]
router	read_inst/fifo1_	_datain[3	6]		
	net	net_or	riginal_name	fifo1_	datain[3]
router	read_inst/fifo1_	_datain[4	.]		
	net	net_or	riginal_name	fifo1_	datain[4]
router	read_inst/fifo1_	_datain[5	6]		
	net	net_or	riginal_name	fifo1_	datain[5]
router	read_inst/fifo1_	_datain[6	5]		
	net	net_or	riginal_name	fifo1_	datain[6]
router	read_inst/fifo1_	_datain[7]		
	net	net_or	riginal_name	fifo1_	datain[7]
router	read_inst/fifo1_	_datain[8	[]		
	net	net_or	riginal_name	fifo1_	datain[8]
router	read_inst/fifo1_	_datain[9	['		
	net	net_or	riginal_name	fifo1_	datain[9]
router	read_inst/fifo1_	_datain[1	0]		
	net	net_or	riginal_name	fifo1_	datain[10]
router	read_inst/fifo1_	_datain[1	1]		
	net	net_or	riginal_name	fifo1_	datain[11]
router	read_inst/fifo1_	_datain[1	2]		
	net	net_or	riginal_name	fifo1_	datain[12]
router	read_inst/fifo1_	_datain[1	3]		
	net	net_or	riginal_name	fifo1_	datain[13]

read_inst/fifo1_datain[14] router fifo1_datain[14] net_original_name net read_inst/fifo1_datain[15] router net net_original_name fifo1_datain[15] router read_inst/fifo1_empty net net_original_name fifo1_empty read_inst/fifo1_ren router net_original_name fifo1 ren net read_inst/ns[0] net_original_name net ns[0]router read_inst/ns[1] net_original_name net ns[1] router read_inst/ns[2] net_original_name router net ns[2] read_inst/packet_counter[1] router net net_original_name packet_counter[1] router read_inst/packet_counter[2] net net_original_name packet_counter[2] read_inst/packet_counter[3] router net net_original_name packet_counter[3] read_inst/packet_counter[4] router net net_original_name packet_counter[4] router read_inst/packet_counter[6] net net_original_name packet_counter[6] read_inst/packet_counter[7] router net_original_name packet_counter[7] net read_inst/packet_datain[0] router net_original_name packet_datain[0] net read_inst/packet_datain[1] router net net_original_name packet_datain[1] read_inst/packet_datain[2] router net net_original_name packet_datain[2] router read_inst/packet_datain[3]

	net net_original_name	packet_datain[3]
router	read_inst/packet_datain[4]	
	net net_original_name	packet_datain[4]
router	read_inst/packet_datain[5]	
	net net_original_name	packet_datain[5]
router	read_inst/packet_datain[6]	
	net net_original_name	packet_datain[6]
router	read_inst/packet_datain[7]	
	net net_original_name	packet_datain[7]
router	read_inst/packet_empty	
	net net_original_name	packet_empty
router	read_inst/packet_output_1[0]	
	net net_original_name	packet_output_1[0]
router	read_inst/packet_output_1[1]	
	net net_original_name	packet_output_1[1]
router	read_inst/packet_output_1[2]	
	net net_original_name	packet_output_1[2]
router	read_inst/packet_output_1[3]	
	net net_original_name	packet_output_1[3]
router	read_inst/packet_output_1[4]	
	net net_original_name	packet_output_1[4]
router	read_inst/packet_output_1[5]	
	net net_original_name	packet_output_1[5]
router	read_inst/packet_output_1[6]	
	net net_original_name	packet_output_1[6]
router	read_inst/packet_output_1[7]	
	net net_original_name	packet_output_1[7]
router	read_inst/packet_output_2[0]	
	net net_original_name	packet_output_2[0]
router	read_inst/packet_output_2[1]	

	net net_original_name	packet_output_2[1]
router	read_inst/packet_output_2[2]	
	net net_original_name	e packet_output_2[2]
router	read_inst/packet_output_2[3]	
	net net_original_name	packet_output_2[3]
router	read_inst/packet_output_2[4]	
	net net_original_name	packet_output_2[4]
router	read_inst/packet_output_2[5]	
	net net_original_name	e packet_output_2[5]
router	read_inst/packet_output_2[6]	
	net net_original_name	e packet_output_2[6]
router	read_inst/packet_output_2[7]	
	net net_original_name	e packet_output_2[7]
router	read_inst/packet_output_3[0]	
	net net_original_name	packet_output_3[0]
router	read_inst/packet_output_3[1]	
	net net_original_name	e packet_output_3[1]
router	read_inst/packet_output_3[2]	
	net net_original_name	e packet_output_3[2]
router	read_inst/packet_output_3[3]	
	net net_original_name	e packet_output_3[3]
router	read_inst/packet_output_3[4]	
	net net_original_name	e packet_output_3[4]
router	read_inst/packet_output_3[5]	
	net net_original_name	e packet_output_3[5]
router	read_inst/packet_output_3[6]	
	net net_original_name	e packet_output_3[6]
router	read_inst/packet_output_3[7]	
	net net_original_name	packet_output_3[7]
router	read_inst/packet_ren	

```
net
                            net_original_name
                                                    packet_ren
           read_inst/packet_valid_o1
router
                            net_original_name
                                                    packet_valid_o1
                     net
router
           read_inst/packet_valid_o2
                     net
                            net_original_name
                                                    packet_valid_o2
           read_inst/packet_valid_o3
router
                     net
                            net_original_name
                                                    packet_valid_o3
           read_inst/rst
                                   net_original_name
router
                                                          rst
           read_inst/select_output[0]
router
                     net
                            net_original_name
                                                    select_output[0]
           read_inst/select_output[1]
router
                            net_original_name
                                                    select_output[1]
                     net
           read_inst/select_output_reg[0]
router
                     net
                            net_original_name
                                                    select_output_reg[0]
           read_inst/select_output_reg[1]
router
                            net_original_name
                                                    select_output_reg[1]
                     net
           write_inst/N54
                                     net_original_name
                                                            SUM(0)
router
                             net
                                     net_original_name
           write_inst/N55
                                                            SUM(1)
router
                             net
           write_inst/N57
                                     net_original_name
                                                            SUM(3)
router
                             net
           write_inst/N58
                                     net_original_name
                                                            SUM(4)
router
                             net
           write_inst/N59
                                     net_original_name
                                                            SUM(5)
router
                             net
           write_inst/N60
                                     net_original_name
                                                            SUM(6)
router
                             net
           write_inst/N61
                                     net_original_name
                                                            SUM(7)
router
                             net
           write_inst/add_97/carry[3]
router
                            net_original_name
                     net
                                                    carry(3)
           write_inst/add_97/carry[4]
router
                     net
                            net original name
                                                    carry(4)
           write_inst/add_97/carry[5]
router
                     net
                            net_original_name
                                                    carry(5)
router
           write_inst/add_97/carry[6]
```

net net_original_name carry(6) write_inst/add_97/carry[7] router net_original_name carry(7) net router write_inst/buff_out[3] net net_original_name buff_out[3] write_inst/buff_out[4] router net net_original_name buff_out[4] write_inst/buff_out[5] router net net_original_name buff_out[5] write_inst/buff_out[6] router net net_original_name buff_out[6] write_inst/buff_out[7] router net net_original_name buff_out[7] router write_inst/clk net_original_name clk write_inst/fifo1_datain[0] router net net_original_name fifo1_datain[0] write_inst/fifo1_datain[1] router net net_original_name fifo1_datain[1] write_inst/fifo1_datain[2] router net net_original_name fifo1_datain[2] write_inst/fifo1_datain[3] router net net_original_name fifo1_datain[3] write_inst/fifo1_datain[4] router fifo1_datain[4] net net_original_name write_inst/fifo1_datain[5] router fifo1_datain[5] net_original_name net router write_inst/fifo1_datain[6] net_original_name fifo1_datain[6] net write_inst/fifo1_datain[7] router net net_original_name fifo1_datain[7]

write_inst/fifo1_datain[8] router fifo1_datain[8] net_original_name net write_inst/fifo1_datain[9] router net net_original_name fifo1_datain[9] router write_inst/fifo1_datain[10] net_original_name fifo1_datain[10] net write_inst/fifo1_datain[11] router net_original_name fifo1_datain[11] net write_inst/fifo1_datain[12] router net net_original_name fifo1_datain[12] write_inst/fifo1_datain[13] router net net_original_name fifo1_datain[13] write_inst/fifo1_datain[14] router net net_original_name fifo1_datain[14] write_inst/fifo1_datain[15] router net net_original_name fifo1_datain[15] write_inst/fifo1_full router net_original_name fifo1_full net write_inst/fifo1_wen router net net_original_name fifo1_wen write_inst/fifo2_wen router net net_original_name fifo2_wen write_inst/ns[0] net net_original_name ns[0]router write_inst/ns[1] net net_original_name ns[1] router write_inst/ns[2] net net_original_name ns[2] router write_inst/packet_valid router net net_original_name packet_valid write_inst/rst net_original_name router net rst write_inst/stop_packet router net net_original_name stop_packet

router	clk1	port	pin_on_clock_network_	per_scn
			true	
router	clk1	port	hdl_instance_name	clk1
router	clk2	port	pin_on_clock_network_	per_scn
			true	
router	clk2	port	hdl_instance_name	clk2
router	packet_in[0]	port	hdl_instance_name	packet_in[0]
router	packet_in[1]	port	hdl_instance_name	packet_in[1]
router	packet_in[2]	port	hdl_instance_name	packet_in[2]
router	packet_in[3]	port	hdl_instance_name	packet_in[3]
router	packet_in[4]	port	hdl_instance_name	packet_in[4]
router	packet_in[5]	port	hdl_instance_name	packet_in[5]
router	packet_in[6]	port	hdl_instance_name	packet_in[6]
router	packet_in[7]	port	hdl_instance_name	packet_in[7]
router	packet_out1	[0] po	rt hdl_instance_name	packet_out1[0]
router	packet_out1	[1] po	rt hdl_instance_name	packet_out1[1]
router	packet_out1	[2] po	rt hdl_instance_name	packet_out1[2]
router	packet_out1	[3] po	rt hdl_instance_name	packet_out1[3]
router	packet_out1	[4] po:	rt hdl_instance_name	packet_out1[4]
router	packet_out1	[5] po	rt hdl_instance_name	packet_out1[5]
router	packet_out1	[6] po	rt hdl_instance_name	packet_out1[6]
router	packet_out1	[7] po:	rt hdl_instance_name	packet_out1[7]
router	packet_out2	[0] po	rt hdl_instance_name	packet_out2[0]
router	packet_out2	[1] po:	rt hdl_instance_name	packet_out2[1]
router	packet_out2	[2] po:	rt hdl_instance_name	packet_out2[2]
router	packet_out2	[3] po:	rt hdl_instance_name	packet_out2[3]
router	packet_out2	[4] po:	rt hdl_instance_name	packet_out2[4]
router	packet_out2	[5] po:	rt hdl_instance_name	packet_out2[5]
router	packet_out2	[6] po:	rt hdl_instance_name	packet_out2[6]
router	packet_out2	[7] po	rt hdl_instance_name	packet_out2[7]

```
packet_out3[0]
                            port
                                   hdl_instance_name
                                                           packet_out3[0]
router
           packet_out3[1]
                                                           packet_out3[1]
                                   hdl_instance_name
router
                            port
           packet_out3[2]
                                   hdl_instance_name
                                                           packet_out3[2]
router
                            port
           packet_out3[3]
                            port
                                   hdl_instance_name
                                                           packet_out3[3]
router
           packet_out3[4]
                                   hdl_instance_name
                                                           packet_out3[4]
router
                            port
           packet_out3[5]
                                   hdl_instance_name
                                                           packet_out3[5]
router
                            port
           packet_out3[6]
                                   hdl_instance_name
                                                           packet_out3[6]
router
                            port
           packet_out3[7]
                                   hdl_instance_name
                                                           packet_out3[7]
                            port
router
           packet_valid_i
                                   hdl_instance_name
                                                          packet_valid_i
                           port
router
           packet_valid_o1
                                    hdl_instance_name
                                                           packet_valid_o1
                            port
router
           packet_valid_o2
                                                            packet_valid_o2
                             port
                                    hdl_instance_name
router
           packet_valid_o3
                                    hdl_instance_name
                                                           packet_valid_o3
                            port
router
                               hdl_instance_name
router
                       port
router
           stop_packet_send port
                                     hdl_instance_name
                                                             stop_packet_send
           fifo
                        reference hdl_parameter_types
router
           fifo
                        reference hdl_canonical_params
router
DATA_WIDTH=32'h00000010,DEPTH=32'h00000002
router
           fifo
                        reference hdl_parameters
                                                      DATA_WIDTH=16,DEPTH=2
           fifo
                        reference hdl_template
                                                     fifo
router
router
           fifo
                        reference hdl_parameter_types
           fifo
                        reference hdl_canonical_params
router
DATA_WIDTH=32'h00000008,DEPTH=32'h00000040
router
           fifo
                        reference hdl_parameters
                                                      DATA_WIDTH=8,DEPTH=64
                                                     fifo
           fifo
                        reference hdl_template
router
```

Synthesis Script (with Medium Map Effort):

Synthesis Script/Log

```
#Read the design in
read_file -format verilog {"fifo.v"}
read_file -format verilog {"write.v"}
read_file -format verilog {"read.v"}
read_file -format verilog {"router.v"}
#set the current design
set current_design router
#link the design to the libraries
link
#create clock
create_clock "clk1" -period 4 -name "clk1"
set_dont_touch_network "clk1"
create_clock "clk2" -period 10 -name "clk2"
set_dont_touch_network "clk2"
#false path
set_false_path -from clk1 -to clk2
#specify max/min delays for input/output ports
set_input_delay -clock clk1 -max -rise 2 "packet_valid_i"
set_input_delay -clock clk1 -min -rise 1 "packet_valid_i"
set_input_delay -clock clk1 -max -rise 2 "packet_in"
set_input_delay -clock clk1 -min -rise 1 "packet_in"
set_input_delay -clock clk1 -max -rise 2 "rst"
set_input_delay -clock clk1 -min -rise 1 "rst"
set_input_delay -clock clk1 -max -rise 2 "clk1"
set_input_delay -clock clk1 -min -rise 1 "clk1"
set_input_delay -clock clk2 -max -rise 2 "clk2"
set_input_delay -clock clk2 -min -rise 1 "clk2"
set_output_delay -clock clk1 -max -rise 2 "stop_packet_send"
```

```
set_output_delay -clock clk1 -min -rise 1 "stop_packet_send"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o1"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o1"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o2"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o2"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o3"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o3"
set_output_delay -clock clk2 -max -rise 2 "packet_out1"
set_output_delay -clock clk2 -min -rise 1 "packet_out1"
set_output_delay -clock clk2 -max -rise 2 "packet_out2"
set_output_delay -clock clk2 -min -rise 1 "packet_out2"
set_output_delay -clock clk2 -max -rise 2 "packet_out3"
set_output_delay -clock clk2 -min -rise 1 "packet_out3"
#set area constraint to 0 for optimum area
set_max_area 0
#set operating conditions
set_operating_conditions -library "lsi_10k" "BCCOM"
#synthesize
compile -map_effort medium -boundary_optimization
#generate reports
report_attribute > report_attribute.txt
report_area > report_area.txt
report_constraints -all_violators > report_constraints.txt
#report_timing -path full -delay max -max_paths 1 -nworst 1 > report_timing.txt
report_timing > report_timing.txt
```

Area Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report : area

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 01:09:47 2022

Information: Updating design information... (UID-85)

Library(s) Used:

lsi_10k (File: /opt/synopsys/syn/S-2021.06-SP1/libraries/syn/lsi_10k.db)

Number of ports: 152

Number of nets: 449

Number of cells: 314

Number of combinational cells: 233

Number of sequential cells: 75

Number of macros/black boxes: 0

Number of buf/inv: 44

Number of references: 7

Combinational area: 342.000000

Buf/Inv area: 45.000000

Noncombinational area: 473.000000

Macro/Black Box area: 0.000000

Net Interconnect area: undefined (No wire load specified)

Total cell area: 815.000000

Total area: undefined

Information: This design contains black box (unknown) components. (RPT-8)

Timing Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: timing

-path full

-delay max

-max_paths 1

Design: router

Version: S-2021.06-SP1

Date : Mon May 2 01:09:47 2022

Operating Conditions: BCCOM Library: lsi_10k

Wire Load Model Mode: top

Startpoint: packet_valid_i

(input port clocked by clk1)

Endpoint: write_inst/cs_reg[1]

(rising edge-triggered flip-flop clocked by clk1)

Path Group: clk1

Path Type: max

Point	Incr Pa	th
clock clk1 (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
input external delay	2.00	2.00 r
packet_valid_i (in)	0.00	2.00 r
write_inst/packet_valid (wri	ite) 0.0	00 2.00 r

write_inst/U19/Z (B4I)	0.08	2.08 f
write_inst/U32/Z (AO4)	0.73	2.81 r
write_inst/U33/Z (AO1P)	0.18	2.99 f
write_inst/U34/Z (IVA)	0.16	3.15 r
write_inst/cs_reg[1]/D (FD2)	0.00	3.15 r
data arrival time	3.15	
clock clk1 (rise edge)	4.00 4.	.00
clock network delay (ideal)	0.00	4.00
write_inst/cs_reg[1]/CP (FD2)	0.00	4.00 r
library setup time	-0.85 3.3	15
data required time	3.1.	5
data required time	3.1.	5
data arrival time	-3.15	
slack (MET)	0.00	

Startpoint: read_inst/packet_counter_reg[5]

(rising edge-triggered flip-flop clocked by clk2)

Endpoint: read_inst/packet_counter_reg[0]

(rising edge-triggered flip-flop clocked by clk2)

Path Group: clk2

Path Type: max

Point	Incr	Patl	h
clock clk2 (rise edge)	0.0	00	0.00
clock network delay (ideal)		0.00	0.00

D 2)		0.00	0.00 r
D2)		0.96	0.96 f
	0.47	1.43	3 r
().19	1.62	f
(0.39	2.01	r
(0.11	2.12	f
1	.46	3.58	r
(0.95	4.53	r
(0.11	4.64	f
(0.40	5.04	r
2)		0.00	5.04 r
	5.04		
10.00	1	0.00	
0.0	00	10.00	
) 2)		0.00	10.00 r
-0.85	9.	15	
	9.1	5	
	9.1	5	
	-5.04		
	4.11		
	10.00 0.0 0.0 0.2)	0.47 0.19 0.39 0.11 1.46 0.95 0.11 0.40 2) 5.04 10.00 0.2) -0.85 9.1 -5.04	0.20) 0.96 0.47 1.43 0.19 1.62 0.39 2.01 0.11 2.12 1.46 3.58 3 0.95 4.53 0.11 4.64 0.40 5.04 2) 0.00 5.04 10.00 10.00 0.00 10.00 0.00 10.00 0.00 9.15 9.15 9.15

Constraints Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: constraint

-all_violators

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 01:09:47 2022

max_area

	Required	Actual	
Design	Area	Area	Slack
router	0.00	815.00	-815.00 (VIOLATED)

Attribute Report:

Information: Building the design 'fifo' instantiated from design 'router' with

the parameters "DATA_WIDTH=16,DEPTH=2". (HDL-193)

Warning: Cannot find the design 'fifo' in the library 'WORK'. (LBR-1)

Information: Building the design 'fifo' instantiated from design 'router' with

the parameters "DATA_WIDTH=8,DEPTH=64". (HDL-193)

Warning: Cannot find the design 'fifo' in the library 'WORK'. (LBR-1)

Warning: Unable to resolve reference 'fifo' in 'router'. (LINK-5)

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: Attribute

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 01:09:47 2022

Design	Object	Туре	Attribute Name Value
router	router	design	design_voltage_unit 1000.000000
router	router	design	design_current_unit 0.001000
router	router	design	design_resistance_unit 10000.000000
router	router	design	design_cap_unit 0.000100
router	router	design	design_time_unit 1.000000
router	router	design	compile_cpu_hostname ecs-pa-coding1.ecs.csus.edu
router	router	design	ice_canonical_xor2_delay 0.537872
router	router	design	ice_canonical_nand2_delay 0.219973
router	router	design	testdb_meth_sig_usage_option
			98307
router	router	design	testdb_meth_sig_usage 106499

router	router	design	testdb_meth_name multiplexed_flip_flop
router	router	design	map_effort_option 2
router	router	design	map true
router	router	design	exact_sequential_map false
router	router	design	pads_thru_hier false
router	router	design	pads_respect_hier false
router	router	design	redundancy_removal true
router	router	design	instance_name_suffix
router	router	design	multibit_mode non_timing_driven
router	router	design	compile_tdrs_cpu_time 0.338829
router	router	design	compile_lib_cpu_time 0.154404
router	router	design	compile_tot_cpu_time 1.315130
router	router	design	compile_rbo_cpu_time 0.206198
router	router	design	compile_abo_cpu_time 0.540298
router	router	design	compile_tot_wall_time 1.562788
router	router	design	temperature_from_min_lib 0.000000
router	router	design	temperature_from_max_lib 0.000000
router	router	design	max_area 0.000000
router	router	design	ungroup_all_option false
router	router	design	scan_state_route_serial false
router	router	design	scan_state_route_clocks false
router	router	design	scan_state_route_enables false
router	router	design	scan_state_type 1
router	router	design	min_wire_load_selection_type
			0
router	router	design	wire_load_selection_type 0
router	router	design	hdl_library WORK
router	router	design	hdl_template router
router	router	design	hdl_canonical_default_params

DATA_WIDTH=32'h00000008,TS1=8'h01,TS2=8'h02,TS3=8'h03

```
design hdl_default_parameters TS1 => 8'h01, TS2 => 8'h02, TS3 => 8'h03,
router
            router
DATA_WIDTH => 8
                          design
                                  hdl_canonical_params
router
            router
router
            router
                          design
                                  hdl_parameters
                                  link_design_libraries
                                                          WORK
            router
                          design
router
                          design
                                  presto_gtech_count
                                                           12
router
            router
            buff_out_reg[0]
                             cell
                                     ff_edge_sense
                                                           1
router
            buff_out_reg[0]
                             cell
                                     hdl_instance_name
                                                             buff_out_reg[0]
router
            buff_out_reg[1]
                             cell
                                     ff_edge_sense
                                                           1
router
            buff_out_reg[1]
                             cell
                                     hdl_instance_name
                                                             buff_out_reg[1]
router
            buff_out_reg[2]
                                     ff_edge_sense
                                                           1
router
                             cell
                                     hdl_instance_name
            buff_out_reg[2]
                             cell
                                                             buff_out_reg[2]
router
            buff_out_reg[3]
                                     ff_edge_sense
                                                           1
                             cell
router
            buff_out_reg[3]
router
                             cell
                                     hdl_instance_name
                                                             buff_out_reg[3]
            buff_out_reg[4]
                                     ff_edge_sense
                                                           1
                             cell
router
            buff_out_reg[4]
                                     hdl_instance_name
router
                             cell
                                                             buff_out_reg[4]
            buff_out_reg[5]
                                     ff_edge_sense
                                                           1
router
                             cell
            buff_out_reg[5]
                                     hdl_instance_name
router
                             cell
                                                             buff_out_reg[5]
            buff_out_reg[6]
                                     ff_edge_sense
                                                           1
router
                             cell
            buff_out_reg[6]
                             cell
                                     hdl_instance_name
                                                             buff_out_reg[6]
router
            buff_out_reg[7]
                             cell
                                     ff_edge_sense
                                                           1
router
            buff_out_reg[7]
                                                             buff_out_reg[7]
                             cell
                                     hdl_instance_name
router
            fifo1_inst
                           cell
                                  hdl_instance_name
                                                          fifo1_inst
router
            fifo1_inst
                           cell
                                  array_ref
                                                     0
router
            fifo2_inst
                           cell
                                  hdl_instance_name
                                                          fifo2_inst
router
            fifo2_inst
                                  array_ref
                                                     0
router
                           cell
router
            read_inst
                           cell
                                  hdl_instance_name
                                                           read_inst
            read_inst
                           cell
                                  array_ref
router
            write_inst
                                  hdl_instance_name
                                                           write_inst
                           cell
router
            write_inst
                           cell
                                  array_ref
router
            buff_out[0]
                                   net_original_name
                                                           buff_out[0]
router
                            net
```

```
buff_out[0]
                                    three_state
router
                             net
                                                         true
            buff_out[1]
                                                             buff_out[1]
                                    net_original_name
router
                             net
            buff_out[1]
                                    three_state
                                                         true
router
                             net
router
            buff_out[2]
                             net
                                    net_original_name
                                                             buff_out[2]
router
            buff_out[2]
                                    three_state
                                                         true
                             net
                                                             buff_out[3]
router
            buff_out[3]
                                    net_original_name
                             net
            buff_out[3]
                                    three_state
router
                             net
                                                         true
            buff_out[4]
                                    net_original_name
                                                             buff_out[4]
router
                             net
            buff_out[4]
                                    three_state
                                                         true
router
                             net
            buff_out[5]
                                    net_original_name
                                                             buff_out[5]
router
                             net
router
            buff_out[5]
                             net
                                    three_state
                                                         true
                                                             buff_out[6]
            buff_out[6]
                                    net_original_name
router
                             net
            buff_out[6]
                                    three_state
                                                         true
router
                             net
router
            buff_out[7]
                             net
                                    net_original_name
                                                             buff_out[7]
            buff_out[7]
                                    three_state
router
                             net
                                                         true
            clk1
                                 net_original_name
                                                          clk1
router
                          net
            clk1
                          net
                                 three_state
router
                                                      true
                                 net_original_name
            clk2
                          net
                                                          clk2
router
            clk2
                                 three_state
router
                          net
                                                      true
            fifo1_datain[0]
                                     net_original_name
                                                             fifo1_datain[0]
router
                             net
            fifo1_datain[0]
                                     three_state
                                                          true
router
                             net
            fifo1_datain[1]
                                     net_original_name
                                                             fifo1_datain[1]
router
                             net
            fifo1_datain[1]
                                     three_state
router
                             net
                                                          true
                                                             fifo1_datain[2]
            fifo1_datain[2]
                                     net_original_name
router
                             net
            fifo1_datain[2]
                                     three state
                                                          true
router
                             net
            fifo1_datain[3]
                                                             fifo1_datain[3]
                                     net_original_name
router
                             net
router
            fifo1 datain[3]
                             net
                                     three state
                                                         true
            fifo1_datain[4]
                                                             fifo1_datain[4]
                                     net_original_name
router
                             net
            fifo1_datain[4]
                                     three_state
                                                         true
router
                             net
router
            fifo1_datain[5]
                                     net_original_name
                                                             fifo1_datain[5]
```

```
fifo1_datain[5]
                                     three_state
router
                             net
                                                          true
                                     net_original_name
            fifo1_datain[6]
                                                              fifo1_datain[6]
router
                              net
            fifo1_datain[6]
                                      three_state
router
                              net
                                                          true
router
            fifo1_datain[7]
                              net
                                     net_original_name
                                                              fifo1_datain[7]
            fifo1_datain[7]
                                      three_state
                                                          true
router
                             net
            fifo1_datain[8]
                                     net_original_name
                                                              fifo1_datain[8]
router
                             net
            fifo1_datain[8]
                                     three_state
router
                                                          true
                             net
            fifo1_datain[9]
                                     net_original_name
                                                              fifo1_datain[9]
router
                             net
            fifo1_datain[9]
                                      three_state
                                                          true
                             net
router
            fifo1_datain[10]
                                      net_original_name
                                                              fifo1_datain[10]
router
                              net
            fifo1_datain[10] net
                                      three_state
                                                           true
router
            fifo1_datain[11]
                                      net_original_name
                                                              fifo1_datain[11]
                              net
router
            fifo1_datain[11] net
                                      three_state
router
                                                           true
router
            fifo1_datain[12]
                                      net_original_name
                                                              fifo1_datain[12]
            fifo1_datain[12]
                                      three_state
router
                              net
                                                           true
            fifo1_datain[13]
                                      net_original_name
                                                              fifo1_datain[13]
router
                              net
            fifo1_datain[13]
                                      three_state
router
                              net
                                                           true
            fifo1_datain[14]
                                      net_original_name
                                                              fifo1_datain[14]
router
                              net
router
            fifo1_datain[14]
                                      three_state
                              net
                                                           true
            fifo1_datain[15] net
                                      net_original_name
                                                              fifo1_datain[15]
router
            fifo1_datain[15]
                                      three_state
router
                              net
                                                           true
            fifo1_dataout[0]
                                      net_original_name
                                                               fifo1_dataout[0]
router
                              net
            fifo1_dataout[0]
                                      three_state
router
                              net
                                                           true
            fifo1_dataout[1] net
                                      net_original_name
                                                               fifo1_dataout[1]
router
            fifo1_dataout[1] net
                                      three state
router
                                                           true
            fifo1_dataout[2] net
                                      net_original_name
                                                               fifo1_dataout[2]
router
router
            fifo1 dataout[2] net
                                      three state
                                                           true
            fifo1_dataout[3] net
                                      net_original_name
                                                               fifo1_dataout[3]
router
            fifo1_dataout[3] net
                                      three_state
router
                                                           true
router
            fifo1_dataout[4] net
                                      net_original_name
                                                               fifo1_dataout[4]
```

```
fifo1_dataout[4] net
router
                                      three_state
                                                          true
            fifo1_dataout[5] net
                                      net_original_name
                                                              fifo1_dataout[5]
router
            fifo1_dataout[5] net
                                      three_state
router
                                                          true
router
            fifo1_dataout[6] net
                                      net_original_name
                                                              fifo1_dataout[6]
            fifo1_dataout[6] net
                                      three_state
                                                          true
router
            fifo1_dataout[7] net
                                      net_original_name
                                                              fifo1_dataout[7]
router
            fifo1_dataout[7] net
                                      three_state
router
                                                          true
            fifo1_dataout[8] net
                                      net_original_name
                                                              fifo1_dataout[8]
router
            fifo1_dataout[8] net
                                      three_state
                                                          true
router
            fifo1_dataout[9] net
                                      net_original_name
                                                              fifo1_dataout[9]
router
            fifo1_dataout[9] net
                                      three_state
                                                          true
router
            fifo1_dataout[10] net
                                      net_original_name
                                                              fifo1_dataout[10]
router
            fifo1_dataout[10] net
                                      three_state
router
                                                           true
router
            fifo1_dataout[11] net
                                      net_original_name
                                                              fifo1_dataout[11]
            fifo1_dataout[11] net
router
                                      three_state
                                                          true
            fifo1_dataout[12] net
                                      net_original_name
                                                              fifo1_dataout[12]
router
            fifo1_dataout[12] net
                                      three_state
router
                                                          true
            fifo1_dataout[13] net
                                      net_original_name
                                                              fifo1_dataout[13]
router
            fifo1_dataout[13] net
                                      three_state
router
                                                           true
            fifo1_dataout[14] net
                                      net_original_name
                                                              fifo1_dataout[14]
router
            fifo1_dataout[14] net
                                      three_state
router
                                                          true
            fifo1_dataout[15] net
                                      net_original_name
                                                              fifo1_dataout[15]
router
            fifo1_dataout[15] net
                                      three_state
router
                                                           true
            fifo1_empty
                                     net_original_name
                                                             fifo1_empty
router
                             net
            fifo1_empty
                                     three state
router
                             net
                                                         true
            fifo1_full
                                   net_original_name
                                                           fifo1_full
router
                           net
router
            fifo1 full
                                   three state
                                                       true
                           net
            fifo1_ren
                                   net_original_name
                                                            fifo1_ren
router
                            net
            fifo1_ren
                                   three_state
router
                            net
                                                        true
router
            fifo1_wen
                                    net_original_name
                                                            fifo1_wen
                            net
```

```
fifo1_wen
                                    three_state
router
                            net
                                                        true
            fifo2_dataout[0] net
                                     net_original_name
                                                              fifo2_dataout[0]
router
            fifo2_dataout[0] net
                                     three_state
router
                                                          true
router
            fifo2_dataout[1] net
                                     net_original_name
                                                              fifo2_dataout[1]
            fifo2_dataout[1] net
                                     three_state
                                                          true
router
            fifo2_dataout[2] net
                                     net_original_name
                                                              fifo2_dataout[2]
router
            fifo2_dataout[2] net
                                     three_state
router
                                                          true
            fifo2_dataout[3] net
                                     net_original_name
                                                              fifo2_dataout[3]
router
            fifo2_dataout[3] net
                                     three_state
                                                          true
router
            fifo2_dataout[4] net
                                     net_original_name
                                                              fifo2_dataout[4]
router
            fifo2_dataout[4] net
                                     three_state
                                                          true
router
            fifo2_dataout[5] net
                                     net_original_name
                                                              fifo2_dataout[5]
router
            fifo2_dataout[5]
                                     three_state
router
                                                          true
router
            fifo2_dataout[6]
                                     net_original_name
                                                              fifo2_dataout[6]
            fifo2_dataout[6]
                                     three_state
router
                                                          true
            fifo2_dataout[7]
                                     net_original_name
                                                              fifo2_dataout[7]
router
            fifo2_dataout[7]
                                     three_state
router
                              net
                                                          true
            fifo2_empty
                                     net_original_name
                                                             fifo2_empty
router
                             net
            fifo2_empty
                                     three_state
router
                             net
                                                         true
            fifo2_ren
                           net
                                   net_original_name
                                                           fifo2_ren
router
            fifo2_ren
                                   three_state
router
                           net
                                                       true
            fifo2_wen
                                    net_original_name
                                                            fifo2_wen
router
                            net
            fifo2_wen
                                    three_state
router
                            net
                                                        true
            packet_in[0]
                                    net_original_name
                                                            packet_in[0]
router
                            net
            packet_in[1]
                                    net_original_name
                                                            packet_in[1]
router
                            net
            packet_in[2]
                                    net_original_name
                                                            packet_in[2]
router
                            net
            packet_in[3]
                                    net_original_name
                                                            packet_in[3]
router
                            net
            packet_in[4]
                                    net_original_name
                                                            packet_in[4]
router
                            net
            packet_in[5]
                                    net_original_name
                                                            packet_in[5]
router
                            net
router
            packet_in[6]
                                    net_original_name
                                                            packet_in[6]
                            net
```

router	packet_in[7]	net	net_original_name	packet_in[7]
router	packet_out1[0]	net	net_original_name	packet_out1[0]
router	packet_out1[1]	net	net_original_name	packet_out1[1]
router	packet_out1[2]	net	net_original_name	packet_out1[2]
router	packet_out1[3]	net	net_original_name	packet_out1[3]
router	packet_out1[4]	net	net_original_name	packet_out1[4]
router	packet_out1[5]	net	net_original_name	packet_out1[5]
router	packet_out1[6]	net	net_original_name	packet_out1[6]
router	packet_out1[7]	net	net_original_name	packet_out1[7]
router	packet_out2[0]	net	net_original_name	packet_out2[0]
router	packet_out2[1]	net	net_original_name	packet_out2[1]
router	packet_out2[2]	net	net_original_name	packet_out2[2]
router	packet_out2[3]	net	net_original_name	packet_out2[3]
router	packet_out2[4]	net	net_original_name	packet_out2[4]
router	packet_out2[5]	net	net_original_name	packet_out2[5]
router	packet_out2[6]	net	net_original_name	packet_out2[6]
router	packet_out2[7]	net	net_original_name	packet_out2[7]
router	packet_out3[0]	net	net_original_name	packet_out3[0]
router	packet_out3[1]	net	net_original_name	packet_out3[1]
router	packet_out3[2]	net	net_original_name	packet_out3[2]
router	packet_out3[3]	net	net_original_name	packet_out3[3]
router	packet_out3[4]	net	net_original_name	packet_out3[4]
router	packet_out3[5]	net	net_original_name	packet_out3[5]
router	packet_out3[6]	net	net_original_name	packet_out3[6]
router	packet_out3[7]	net	net_original_name	packet_out3[7]
router	packet_valid_i	net	net_original_name	packet_valid_i
router	packet_valid_o1	net	net_original_name	packet_valid_o1
router	packet_valid_o2	net	net_original_name	packet_valid_o2
router	packet_valid_o3	net	net_original_name	packet_valid_o3
router	rst net	net	_original_name rst	

three_state router rst net true stop_packet_send stop_packet_send net net_original_name router read_inst/clk net three_state router router read_inst/fifo1_datain[2] net three_state true read_inst/fifo1_datain[3] router net three_state true read_inst/fifo1_datain[4] router three_state net true read_inst/fifo1_datain[5] router net three_state true read_inst/fifo1_datain[6] router net three_state true router read_inst/fifo1_datain[7] net three_state true read_inst/fifo1_datain[8] router net three_state true read_inst/fifo1_datain[9] router net three_state true router read_inst/fifo1_datain[10] net three_state true read_inst/fifo1_datain[11] router net three_state true read_inst/fifo1_datain[12] router net three_state true read_inst/fifo1_datain[13] router net three state true read_inst/fifo1_datain[14] router net three_state true router read_inst/fifo1_datain[15]

	net three_state	true
router	read_inst/fifo1_empty	
	net three_state	true
router	read_inst/fifo1_ren	
	net three_state	true
router	read_inst/packet_datain[0]	
	net three_state	true
router	read_inst/packet_datain[1]	
	net three_state	true
router	read_inst/packet_datain[2]	
	net three_state	true
router	read_inst/packet_datain[3]	
	net three_state	true
router	read_inst/packet_datain[4]	
	net three_state	true
router	read_inst/packet_datain[5]	
	net three_state	true
router	read_inst/packet_datain[6]	
	net three_state	true
router	read_inst/packet_datain[7]	
	net three_state	true
router	read_inst/packet_empty	
	net three_state	true
router	read_inst/packet_ren	
	net three_state	true
router	read_inst/rst net three_state	true
router	write_inst/N54 net three_state	true
router	write_inst/N55 net three_state	true
router	write_inst/add_97/carry[3]	
		true

write_inst/buff_out[3] router three_state net true write_inst/buff_out[4] router net three_state true router write_inst/buff_out[5] three_state net true write_inst/buff_out[6] router net three_state true write_inst/buff_out[7] router net three state true write_inst/clk three_state router net true write_inst/fifo1_datain[0] router net three_state true router write_inst/fifo1_datain[1] net three_state true write_inst/fifo1_datain[2] router net three_state true write_inst/fifo1_datain[3] router net three_state true router write_inst/fifo1_datain[4] net three_state true write_inst/fifo1_datain[5] router net three_state true write_inst/fifo1_datain[6] router net three_state true write_inst/fifo1_datain[7] router net three state true write_inst/fifo1_datain[8] router net three_state true router write_inst/fifo1_datain[9]

	net three_state true
router	write_inst/fifo1_datain[10]
	net three_state true
router	write_inst/fifo1_datain[11]
	net three_state true
router	write_inst/fifo1_datain[12]
	net three_state true
router	write_inst/fifo1_datain[13]
	net three_state true
router	write_inst/fifo1_datain[14]
	net three_state true
router	write_inst/fifo1_datain[15]
	net three_state true
router	write_inst/fifo1_full
	net three_state true
router	write_inst/fifo1_wen
	net three_state true
router	write_inst/fifo2_wen
	net three_state true
router	write_inst/rst net three_state true
router	buff_out_reg[2]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[1]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[3]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[4]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[5]/CP pin pin_on_clock_network_per_scn
	true

buff_out_reg[0]/CP pin pin_on_clock_network_per_scn router true buff_out_reg[6]/CP pin pin_on_clock_network_per_scn router true router buff_out_reg[7]/CP pin pin_on_clock_network_per_scn true read_inst/clk pin pin_on_clock_network_per_scn router true write_inst/clk pin_on_clock_network_per_scn pin router true fifo2_inst/read_clk router pin pin_on_clock_network_per_scn true router fifo1_inst/read_clk pin pin_on_clock_network_per_scn true router fifo2_inst/write_clk pin pin_on_clock_network_per_scn true router fifo1_inst/write_clk pin pin_on_clock_network_per_scn true read_inst/packet_counter_reg[0]/CP router pin pin_on_clock_network_per_scn true read_inst/packet_counter_reg[1]/CP router pin pin_on_clock_network_per_scn true read_inst/packet_counter_reg[2]/CP router pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[3]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[4]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[5]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[6]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/cs_reg[0]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/cs_reg[1]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/select_output_reg_reg[0]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/select_output_reg_reg[1]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/cs_reg[0]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/cs_reg[1]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/data_counter_reg[2]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/data_counter_reg[1]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/data_counter_reg[0]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/clear_packet_count_reg

cell hdl_instance_name clear_packet_count_reg

router read_inst/cs_reg[0]

cell ff_edge_sense 1

router read_inst/cs_reg[0]

cell hdl_instance_name cs_reg[0]

router read_inst/cs_reg[1]

cell ff_edge_sense 1

router read_inst/cs_reg[1]

cell hdl_instance_name cs_reg[1]

router read_inst/cs_reg[2]

cell ff_edge_sense 1

router read_inst/cs_reg[2]

cell hdl_instance_name cs_reg[2]

router read_inst/fifo1_ren_reg

cell hdl_instance_name fifo1_ren_reg

router read_inst/load_packet_count_reg

cell hdl_instance_name load_packet_count_reg

router read_inst/packet_counter_reg[0]

cell ff_edge_sense 1

router	read_inst/packet_counter_read_inst/packet_coun	g[0]	
	cell hdl_instance	_name	packet_counter_reg[0]
router	read_inst/packet_counter_read_inst/packet_coun	g[1]	
	cell ff_edge_sen	se 1	
router	read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_inst/packet_counter_read_inst/packet_inst/p	g[1]	
	cell hdl_instance	_name	packet_counter_reg[1]
router	read_inst/packet_counter_read_inst/packet_coun	g[2]	
	cell ff_edge_sen	se 1	
router	read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_counter_read_inst/packet_inst/packet_counter_read_inst/packet_inst/p	g[2]	
	cell hdl_instance	_name	packet_counter_reg[2]
router	read_inst/packet_counter_read_inst/packet_coun	g[3]	
	cell ff_edge_sen	se 1	
router	read_inst/packet_counter_read_inst/packet_coun	g[3]	
	cell hdl_instance	_name	packet_counter_reg[3]
router	read_inst/packet_counter_read_inst/packet_coun	g[4]	
	cell ff_edge_sen	se 1	
router	read_inst/packet_counter_read_inst/packet_coun	g[4]	
	cell hdl_instance	_name	packet_counter_reg[4]
router	read_inst/packet_counter_read_inst/packet_coun	g[5]	
	cell ff_edge_sen	se 1	
router	read_inst/packet_counter_read_inst/packet_coun	₃ [5]	
	cell hdl_instance	_name	packet_counter_reg[5]
router	read_inst/packet_counter_read_inst/packet_coun	g[6]	
	cell ff_edge_sen	se 1	
router	read_inst/packet_counter_read_inst/packet_coun	g[6]	
	cell hdl_instance	_name	packet_counter_reg[6]
router	read_inst/packet_counter_read_inst/packet_coun	g[7]	
	cell ff_edge_sen	se 1	
router	read_inst/packet_counter_read_inst/packet_coun	g[7]	
	cell hdl_instance	_name	packet_counter_reg[7]

router	read_inst/packet_dec_en_reg	
	cell hdl_instance_nar	me packet_dec_en_reg
router	read_inst/packet_ren_reg	
	cell hdl_instance_nar	me packet_ren_reg
router	read_inst/packet_valid_reg	
	cell hdl_instance_nar	me packet_valid_reg
router	read_inst/select_output_reg[0]	
	cell hdl_instance_nar	me select_output_reg[0]
router	read_inst/select_output_reg[1]	
	cell hdl_instance_nar	me select_output_reg[1]
router	read_inst/select_output_reg_reg[0	0]
	cell ff_edge_sense	1
router	read_inst/select_output_reg_reg[0	0]
	cell hdl_instance_nar	me select_output_reg_reg[0]
router	read_inst/select_output_reg_reg[1	1]
	cell ff_edge_sense	1
router	read_inst/select_output_reg_reg[1	1]
	cell hdl_instance_nar	me select_output_reg_reg[1]
router	read_inst/temp_packet_data_reg[0]
	cell hdl_instance_nar	me temp_packet_data_reg[0]
router	read_inst/temp_packet_data_reg[1]
	cell hdl_instance_nar	me temp_packet_data_reg[1]
router	read_inst/temp_packet_data_reg[2]
	cell hdl_instance_nar	me temp_packet_data_reg[2]
router	read_inst/temp_packet_data_reg[3]
	cell hdl_instance_nar	me temp_packet_data_reg[3]
router	read_inst/temp_packet_data_reg[-	4]
	cell hdl_instance_nar	me temp_packet_data_reg[4]
router	read_inst/temp_packet_data_reg[5]
	cell hdl_instance_nar	me temp_packet_data_reg[5]

read_inst/temp_packet_data_reg[6] router cell hdl_instance_name temp_packet_data_reg[6] read_inst/temp_packet_data_reg[7] router cell hdl_instance_name temp_packet_data_reg[7] router write_inst/clear_data_count_reg cell hdl_instance_name clear_data_count_reg write_inst/cs_reg[0] router cell ff_edge_sense 1 write_inst/cs_reg[0] router cell hdl instance name cs_reg[0] write_inst/cs_reg[1] router cell ff_edge_sense 1 write_inst/cs_reg[1] router cell hdl_instance_name cs_reg[1] write_inst/cs_reg[2] router cell ff_edge_sense 1 write_inst/cs_reg[2] router cell hdl_instance_name cs_reg[2] write_inst/data_counter_reg[0] router cell ff_edge_sense 1 write_inst/data_counter_reg[0] router cell hdl_instance_name data_counter_reg[0] write_inst/data_counter_reg[1] router cell ff_edge_sense 1 write_inst/data_counter_reg[1] router cell hdl_instance_name data_counter_reg[1] router write_inst/data_counter_reg[2] cell ff_edge_sense 1 write_inst/data_counter_reg[2] router cell hdl_instance_name data_counter_reg[2]

router	write_inst/fifo1	_datain_reg[0]	
	cell	hdl_instance_name	fifo1_datain_reg[0]
router	write_inst/fifo1	_datain_reg[1]	
	cell	hdl_instance_name	fifo1_datain_reg[1]
router	write_inst/fifo1	_datain_reg[2]	
	cell	hdl_instance_name	fifo1_datain_reg[2]
router	write_inst/fifo1	_datain_reg[3]	
	cell	hdl_instance_name	fifo1_datain_reg[3]
router	write_inst/fifo1	_datain_reg[4]	
	cell	hdl_instance_name	fifo1_datain_reg[4]
router	write_inst/fifo1	_datain_reg[5]	
	cell	hdl_instance_name	fifo1_datain_reg[5]
router	write_inst/fifo1	_datain_reg[6]	
	cell	hdl_instance_name	fifo1_datain_reg[6]
router	write_inst/fifo1	_datain_reg[7]	
	cell	hdl_instance_name	fifo1_datain_reg[7]
router	write_inst/fifo1	_datain_reg[8]	
	cell	hdl_instance_name	fifo1_datain_reg[8]
router	write_inst/fifo1	_datain_reg[9]	
	cell	hdl_instance_name	fifo1_datain_reg[9]
router	write_inst/fifo1	_datain_reg[10]	
	cell	hdl_instance_name	fifo1_datain_reg[10]
router	write_inst/fifo1	_datain_reg[11]	
	cell	hdl_instance_name	fifo1_datain_reg[11]
router	write_inst/fifo1	_datain_reg[12]	
	cell	hdl_instance_name	fifo1_datain_reg[12]
router	write_inst/fifo1	_datain_reg[13]	
	cell	hdl_instance_name	fifo1_datain_reg[13]
router	write_inst/fifo1	_datain_reg[14]	
	cell	hdl_instance_name	fifo1_datain_reg[14]

write_inst/fifo1_datain_reg[15] router cell hdl_instance_name fifo1_datain_reg[15] write_inst/fifo1_valid_reg router cell hdl_instance_name fifo1_valid_reg write_inst/fifo1_wen_reg router cell hdl instance name fifo1_wen_reg write_inst/fifo2_wen_reg router cell hdl instance name fifo2_wen_reg write_inst/load_data_count_reg router cell hdl instance name load_data_count_reg write_inst/stop_packet_reg router cell hdl_instance_name stop_packet_reg write_inst/temp_fifo1_reg[0] router cell hdl_instance_name temp_fifo1_reg[0] write_inst/temp_fifo1_reg[1] router cell hdl_instance_name temp_fifo1_reg[1] write_inst/temp_fifo1_reg[2] router cell hdl_instance_name temp_fifo1_reg[2] write_inst/temp_fifo1_reg[3] router cell hdl_instance_name temp_fifo1_reg[3] write_inst/temp_fifo1_reg[4] router cell hdl_instance_name temp_fifo1_reg[4] write_inst/temp_fifo1_reg[5] router cell hdl_instance_name temp_fifo1_reg[5] write_inst/temp_fifo1_reg[6] router cell hdl_instance_name temp_fifo1_reg[6] router write_inst/temp_fifo1_reg[7] hdl_instance_name cell temp_fifo1_reg[7] read_inst/N30 net_original_name SUM(1) router net router read_inst/N32 net net_original_name SUM(3)

router	read_inst/N34	net	net_original_n	ame	SUM(5)
router	read_inst/N35	net	net_original_n	ame	SUM(6)
router	read_inst/N36	net	net_original_n	ame	SUM(7)
router	read_inst/clk	net	net_original_nar	ne	clk
router	read_inst/fifo1_	_datain[2	2]		
	net	net_or	iginal_name	fifo1_d	atain[2]
router	read_inst/fifo1_	_datain[3	5]		
	net	net_or	iginal_name	fifo1_d	atain[3]
router	read_inst/fifo1_	_datain[4	·]		
	net	net_or	riginal_name	fifo1_d	atain[4]
router	read_inst/fifo1_	_datain[5	5]		
	net	net_or	riginal_name	fifo1_d	atain[5]
router	read_inst/fifo1_	_datain[6	5]		
	net	net_or	riginal_name	fifo1_d	atain[6]
router	read_inst/fifo1_	_datain[7	7]		
	net	net_or	riginal_name	fifo1_d	atain[7]
router	read_inst/fifo1_	_datain[8	8]		
	net	net_or	riginal_name	fifo1_d	atain[8]
router	read_inst/fifo1_	_datain[9)]		
	net	net_or	riginal_name	fifo1_d	atain[9]
router	read_inst/fifo1_	_datain[1	0]		
	net	net_or	riginal_name	fifo1_d	atain[10]
router	read_inst/fifo1_	_datain[1	1]		
	net	net_or	riginal_name	fifo1_d	atain[11]
router	read_inst/fifo1_	_datain[1	2]		
	net	net_or	riginal_name	fifo1_d	atain[12]
router	read_inst/fifo1_	_datain[1	3]		
	net	net_or	riginal_name	fifo1_d	atain[13]
router	read_inst/fifo1_	_datain[1	4]		
	net	net_or	riginal_name	fifo1_d	atain[14]

read_inst/fifo1_datain[15] router net_original_name fifo1_datain[15] net read_inst/fifo1_empty router net net_original_name fifo1_empty router read_inst/fifo1_ren net_original_name fifo1 ren net read_inst/ns[0] net_original_name ns[0]router net read_inst/ns[1] net_original_name router net ns[1] read_inst/ns[2] net_original_name net ns[2] router read_inst/packet_counter[0] router net_original_name packet_counter[0] net read_inst/packet_counter[1] router net net_original_name packet_counter[1] router read_inst/packet_counter[2] net net_original_name packet_counter[2] read_inst/packet_counter[3] router net net_original_name packet_counter[3] read_inst/packet_counter[4] router net net_original_name packet_counter[4] router read_inst/packet_counter[6] net_original_name net packet_counter[6] read_inst/packet_counter[7] router net_original_name packet_counter[7] net read_inst/packet_datain[0] router net_original_name packet_datain[0] net read_inst/packet_datain[1] router net net_original_name packet_datain[1] read_inst/packet_datain[2] router net net_original_name packet_datain[2] router read_inst/packet_datain[3]

	net	net_original_name	packet_datain[3]
router	read_inst/packe	et_datain[4]	
	net	net_original_name	packet_datain[4]
router	read_inst/packe	et_datain[5]	
	net	net_original_name	packet_datain[5]
router	read_inst/packe	et_datain[6]	
	net	net_original_name	packet_datain[6]
router	read_inst/packe	et_datain[7]	
	net	net_original_name	packet_datain[7]
router	read_inst/packe	et_empty	
	net	net_original_name	packet_empty
router	read_inst/packe	et_output_1[0]	
	net	net_original_name	packet_output_1[0]
router	read_inst/packe	et_output_1[1]	
	net	net_original_name	packet_output_1[1]
router	read_inst/packe	et_output_1[2]	
	net	net_original_name	packet_output_1[2]
router	read_inst/packe	et_output_1[3]	
	net	net_original_name	packet_output_1[3]
router	read_inst/packe	et_output_1[4]	
	net	net_original_name	packet_output_1[4]
router	read_inst/packe	et_output_1[5]	
	net	net_original_name	packet_output_1[5]
router	read_inst/packe	et_output_1[6]	
	net	net_original_name	packet_output_1[6]
router	read_inst/packe	et_output_1[7]	
	net	net_original_name	packet_output_1[7]
router	read_inst/packe	et_output_2[0]	
	net	net_original_name	packet_output_2[0]
router	read_inst/packe	et_output_2[1]	

	net	net_original_name	packet_output_2[1]
router	read_inst/packe	et_output_2[2]	
	net	net_original_name	packet_output_2[2]
router	read_inst/packe	et_output_2[3]	
	net	net_original_name	packet_output_2[3]
router	read_inst/packe	et_output_2[4]	
	net	net_original_name	packet_output_2[4]
router	read_inst/packe	et_output_2[5]	
	net	net_original_name	packet_output_2[5]
router	read_inst/packe	et_output_2[6]	
	net	net_original_name	packet_output_2[6]
router	read_inst/packe	et_output_2[7]	
	net	net_original_name	packet_output_2[7]
router	read_inst/packet	et_output_3[0]	
	net	net_original_name	packet_output_3[0]
router	read_inst/packe	et_output_3[1]	
	net	net_original_name	packet_output_3[1]
router	read_inst/packe	et_output_3[2]	
	net	net_original_name	packet_output_3[2]
router	read_inst/packe	et_output_3[3]	
	net	net_original_name	packet_output_3[3]
router	read_inst/packe	et_output_3[4]	
	net	net_original_name	packet_output_3[4]
router	read_inst/packe	et_output_3[5]	
	net	net_original_name	packet_output_3[5]
router	read_inst/packe	et_output_3[6]	
	net	net_original_name	packet_output_3[6]
router	read_inst/packe	et_output_3[7]	
	net	net_original_name	packet_output_3[7]
router	read_inst/packe	et_ren	

```
net_original_name
                     net
                                                    packet_ren
           read_inst/packet_valid_o1
router
                            net_original_name
                                                    packet_valid_o1
                     net
router
           read_inst/packet_valid_o2
                     net
                            net_original_name
                                                    packet_valid_o2
           read_inst/packet_valid_o3
router
                     net
                            net_original_name
                                                    packet_valid_o3
           read_inst/rst
                                   net_original_name
router
                                                          rst
           read_inst/select_output[0]
router
                     net
                            net_original_name
                                                    select_output[0]
           read_inst/select_output[1]
router
                            net_original_name
                                                    select_output[1]
                     net
           read_inst/select_output_reg[0]
router
                     net
                            net_original_name
                                                    select_output_reg[0]
           read_inst/select_output_reg[1]
router
                            net_original_name
                                                    select_output_reg[1]
                     net
           write_inst/N54
                                     net_original_name
                                                            SUM(0)
router
                             net
                                     net_original_name
           write_inst/N55
                                                            SUM(1)
router
                             net
           write_inst/N57
                                     net_original_name
                                                            SUM(3)
router
                             net
           write_inst/N58
                                     net_original_name
                                                            SUM(4)
router
                             net
           write_inst/N59
                                     net_original_name
                                                            SUM(5)
router
                             net
           write_inst/N60
                                     net_original_name
                                                            SUM(6)
router
                             net
           write_inst/N61
                                     net_original_name
                                                            SUM(7)
router
                             net
           write_inst/add_97/carry[3]
router
                            net_original_name
                     net
                                                    carry(3)
           write_inst/add_97/carry[4]
router
                     net
                            net original name
                                                    carry(4)
           write_inst/add_97/carry[5]
router
                     net
                            net_original_name
                                                    carry(5)
router
           write_inst/add_97/carry[6]
```

net net_original_name carry(6) write_inst/add_97/carry[7] router net_original_name carry(7) net router write_inst/buff_out[3] net net_original_name buff_out[3] write_inst/buff_out[4] router net net_original_name buff_out[4] write_inst/buff_out[5] router net net_original_name buff_out[5] write_inst/buff_out[6] router net net_original_name buff_out[6] write_inst/buff_out[7] router net net_original_name buff_out[7] router write_inst/clk net_original_name clk write_inst/fifo1_datain[0] router net net_original_name fifo1_datain[0] write_inst/fifo1_datain[1] router net net_original_name fifo1_datain[1] write_inst/fifo1_datain[2] router net net_original_name fifo1_datain[2] write_inst/fifo1_datain[3] router net net_original_name fifo1_datain[3] write_inst/fifo1_datain[4] router fifo1_datain[4] net net_original_name write_inst/fifo1_datain[5] router fifo1_datain[5] net_original_name net router write_inst/fifo1_datain[6] net_original_name fifo1_datain[6] net write_inst/fifo1_datain[7] router net net_original_name fifo1_datain[7]

write_inst/fifo1_datain[8] router fifo1_datain[8] net_original_name net write_inst/fifo1_datain[9] router net net_original_name fifo1_datain[9] router write_inst/fifo1_datain[10] net_original_name fifo1_datain[10] net write_inst/fifo1_datain[11] router net_original_name fifo1_datain[11] net write_inst/fifo1_datain[12] router net net_original_name fifo1_datain[12] write_inst/fifo1_datain[13] router net_original_name fifo1_datain[13] net write_inst/fifo1_datain[14] router net net_original_name fifo1_datain[14] write_inst/fifo1_datain[15] router net net_original_name fifo1_datain[15] write_inst/fifo1_full router net_original_name fifo1_full net write_inst/fifo1_wen router net net_original_name fifo1_wen write_inst/fifo2_wen router net net_original_name fifo2_wen write_inst/ns[0] net net_original_name ns[0]router write_inst/ns[1] net net_original_name ns[1] router write_inst/ns[2] net net_original_name ns[2] router write_inst/packet_valid router net net_original_name packet_valid write_inst/rst net_original_name router net rst write_inst/stop_packet router net net_original_name stop_packet

router	clk1	port p	oin_on_clock_network_	_per_scn
			true	
router	clk1	port h	ndl_instance_name	clk1
router	clk2	port p	oin_on_clock_network_	_per_scn
			true	
router	clk2	port h	ndl_instance_name	clk2
router	packet_in[0]	port	hdl_instance_name	packet_in[0]
router	packet_in[1]	port	hdl_instance_name	packet_in[1]
router	packet_in[2]	port	hdl_instance_name	packet_in[2]
router	packet_in[3]	port	hdl_instance_name	packet_in[3]
router	packet_in[4]	port	hdl_instance_name	packet_in[4]
router	packet_in[5]	port	hdl_instance_name	packet_in[5]
router	packet_in[6]	port	hdl_instance_name	packet_in[6]
router	packet_in[7]	port	hdl_instance_name	packet_in[7]
router	packet_out1[0] port	hdl_instance_name	packet_out1[0]
router	packet_out1[1] port	hdl_instance_name	packet_out1[1]
router	packet_out1[[2] port	hdl_instance_name	packet_out1[2]
router	packet_out1[3] port	hdl_instance_name	packet_out1[3]
router	packet_out1[4] port	hdl_instance_name	packet_out1[4]
router	packet_out1[[5] port	hdl_instance_name	packet_out1[5]
router	packet_out1[[6] port	hdl_instance_name	packet_out1[6]
router	packet_out1[7] port	hdl_instance_name	packet_out1[7]
router	packet_out2[0] port	hdl_instance_name	packet_out2[0]
router	packet_out2[1] port	hdl_instance_name	packet_out2[1]
router	packet_out2[[2] port	hdl_instance_name	packet_out2[2]
router	packet_out2[[3] port	hdl_instance_name	packet_out2[3]
router	packet_out2[4] port	hdl_instance_name	packet_out2[4]
router	packet_out2[[5] port	hdl_instance_name	packet_out2[5]
router	packet_out2[6] port	hdl_instance_name	packet_out2[6]
router	packet_out2[7] port	hdl_instance_name	packet_out2[7]

```
packet_out3[0]
                            port
                                   hdl_instance_name
                                                           packet_out3[0]
router
           packet_out3[1]
                                                           packet_out3[1]
                                   hdl_instance_name
router
                            port
           packet_out3[2]
                                   hdl_instance_name
                                                           packet_out3[2]
router
                            port
router
           packet_out3[3]
                            port
                                   hdl_instance_name
                                                           packet_out3[3]
           packet_out3[4]
                                   hdl_instance_name
                                                           packet_out3[4]
router
                            port
           packet_out3[5]
                                   hdl_instance_name
                                                           packet_out3[5]
router
                            port
           packet_out3[6]
                                   hdl_instance_name
                                                           packet_out3[6]
                            port
router
           packet_out3[7]
                                   hdl_instance_name
                                                           packet_out3[7]
router
                            port
           packet_valid_i
                                   hdl_instance_name
                                                          packet_valid_i
                           port
router
           packet_valid_o1
                                    hdl_instance_name
                                                           packet_valid_o1
router
                            port
           packet_valid_o2
                                                            packet_valid_o2
                             port
                                    hdl_instance_name
router
           packet_valid_o3
                                    hdl_instance_name
                                                           packet_valid_o3
                            port
router
                       port
                               hdl_instance_name
router
router
           stop_packet_send port
                                     hdl_instance_name
                                                             stop_packet_send
           fifo
                        reference hdl_parameter_types
router
           fifo
                        reference hdl_canonical_params
router
DATA_WIDTH=32'h00000010,DEPTH=32'h00000002
router
           fifo
                        reference hdl_parameters
                                                      DATA_WIDTH=16,DEPTH=2
           fifo
                        reference hdl_template
                                                     fifo
router
router
           fifo
                        reference hdl_parameter_types
           fifo
                        reference hdl_canonical_params
router
DATA_WIDTH=32'h00000008,DEPTH=32'h00000040
router
           fifo
                        reference hdl_parameters
                                                      DATA_WIDTH=8,DEPTH=64
                                                     fifo
           fifo
                        reference hdl_template
router
```

Synthesis (with Low Map Effort):

Synthesis Script/Log

```
#Read the design in
read_file -format verilog {"fifo.v"}
read_file -format verilog {"write.v"}
read_file -format verilog {"read.v"}
read_file -format verilog {"router.v"}
#set the current design
set current_design router
#link the design to the libraries
link
#create clock
create_clock "clk1" -period 4 -name "clk1"
set_dont_touch_network "clk1"
create_clock "clk2" -period 10 -name "clk2"
set_dont_touch_network "clk2"
#false path
set_false_path -from clk1 -to clk2
#specify max/min delays for input/output ports
set_input_delay -clock clk1 -max -rise 2 "packet_valid_i"
set_input_delay -clock clk1 -min -rise 1 "packet_valid_i"
set_input_delay -clock clk1 -max -rise 2 "packet_in"
set_input_delay -clock clk1 -min -rise 1 "packet_in"
set_input_delay -clock clk1 -max -rise 2 "rst"
set_input_delay -clock clk1 -min -rise 1 "rst"
set_input_delay -clock clk1 -max -rise 2 "clk1"
set_input_delay -clock clk1 -min -rise 1 "clk1"
set_input_delay -clock clk2 -max -rise 2 "clk2"
set_input_delay -clock clk2 -min -rise 1 "clk2"
set_output_delay -clock clk1 -max -rise 2 "stop_packet_send"
```

```
set_output_delay -clock clk1 -min -rise 1 "stop_packet_send"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o1"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o1"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o2"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o2"
set_output_delay -clock clk2 -max -rise 2 "packet_valid_o3"
set_output_delay -clock clk2 -min -rise 1 "packet_valid_o3"
set_output_delay -clock clk2 -max -rise 2 "packet_out1"
set_output_delay -clock clk2 -min -rise 1 "packet_out1"
set_output_delay -clock clk2 -max -rise 2 "packet_out2"
set_output_delay -clock clk2 -min -rise 1 "packet_out2"
set_output_delay -clock clk2 -max -rise 2 "packet_out3"
set_output_delay -clock clk2 -min -rise 1 "packet_out3"
#set area constraint to 0 for optimum area
set_max_area 0
#set operating conditions
set_operating_conditions -library "lsi_10k" "BCCOM"
#synthesize
compile -map_effort low -boundary_optimization
#generate reports
report_attribute > report_attribute.txt
report_area > report_area.txt
report_constraints -all_violators > report_constraints.txt
#report_timing -path full -delay max -max_paths 1 -nworst 1 > report_timing.txt
report_timing > report_timing.txt
```

Area Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: area

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 01:14:10 2022

Information: Updating design information... (UID-85)

Library(s) Used:

lsi_10k (File: /opt/synopsys/syn/S-2021.06-SP1/libraries/syn/lsi_10k.db)

Number of ports: 152

Number of nets: 449

Number of cells: 313

Number of combinational cells: 232

Number of sequential cells: 75

Number of macros/black boxes: 0

Number of buf/inv: 43

Number of references: 7

Combinational area: 340.000000

Buf/Inv area: 43.000000

Noncombinational area: 473.000000

Macro/Black Box area: 0.000000

Net Interconnect area: undefined (No wire load specified)

Total cell area: 813.000000

Total area: undefined

Information: This design contains black box (unknown) components. (RPT-8)

Timing Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: timing

-path full

-delay max

-max_paths 1

Design: router

Version: S-2021.06-SP1

Date : Mon May 2 01:14:10 2022

Operating Conditions: BCCOM Library: lsi_10k

Wire Load Model Mode: top

Startpoint: packet_valid_i

(input port clocked by clk1)

Endpoint: write_inst/cs_reg[0]

(rising edge-triggered flip-flop clocked by clk1)

Path Group: clk1

Path Type: max

Point	Incr	Path	
clock clk1 (rise edge)	0.00) (0.00
clock network delay (ideal)	0	0.00	0.00
input external delay	2.00) 2	2.00 r
packet_valid_i (in)	0.00	2	.00 r
write_inst/packet_valid (wri	te)	0.00	2.00 1

write_inst/U3/Z (AN2P)	0.42	2.42 r
write_inst/U20/Z (MUX21L)	0.4	2 2.84 r
write_inst/U12/Z (ND4)	0.30	3.14 f
write_inst/cs_reg[0]/D (FD2)	0.00	3.14 f
data arrival time	3.14	
clock clk1 (rise edge)	4.00 4.	00
clock network delay (ideal)	0.00	4.00
write_inst/cs_reg[0]/CP (FD2	0.00	4.00 r
library setup time	-0.85 3.1	5
data required time	3.15	5
data required time	3.15	5
data arrival time	-3.14	

Startpoint: read_inst/packet_counter_reg[5]

(rising edge-triggered flip-flop clocked by clk2)

0.01

Endpoint: read_inst/packet_counter_reg[0]

(rising edge-triggered flip-flop clocked by clk2)

Path Group: clk2

Path Type: max

slack (MET)

Point	Incr Path		
clock clk2 (rise edge)	0.00	0.00	
clock network delay (ideal)	0.00	0.00	
read_inst/packet_counter_reg[5]/CP	(FD2)	0.00	0.00 r

read_inst/packet_counter_reg[5]/QN (F	FD2)		0.96	0.96 f
read_inst/U110/Z (ND4)		0.47	1.43	r
read_inst/U85/Z (NR4)	0	.19	1.62	f
read_inst/U84/Z (ND2)	().39	2.01	r
read_inst/U82/Z (ND2)	().11	2.12	f
read_inst/U3/Z (AO3)	1.	.46	3.58 r	
read_inst/U81/Z (AN3)	C	.95	4.53	r
read_inst/U62/Z (ND2)	().11	4.64	f
read_inst/U60/Z (AO3)	0	.40	5.04	r
read_inst/packet_counter_reg[0]/D (FD	9 2)		0.00	5.04 r
data arrival time		5.04		
clock clk2 (rise edge)	10.00	10	0.00	
clock network delay (ideal)	0.0	0	10.00	
read_inst/packet_counter_reg[0]/CP (FI	D2)		0.00	10.00 r
library setup time	-0.85	9.3	15	
data required time		9.1.	5	
data required time		9.1.	5	
data arrival time	-	5.04		
slack (MET)		4.11		

Constraints Report:

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: constraint

-all_violators

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 01:14:10 2022

max_area

	Required	Actual	
Design	Area	Area	Slack
router	0.00	813.00	-813.00 (VIOLATED)

1

Attribute Report:

Information: Building the design 'fifo' instantiated from design 'router' with

the parameters "DATA_WIDTH=16,DEPTH=2". (HDL-193)

Warning: Cannot find the design 'fifo' in the library 'WORK'. (LBR-1)

Information: Building the design 'fifo' instantiated from design 'router' with

the parameters "DATA_WIDTH=8,DEPTH=64". (HDL-193)

Warning: Cannot find the design 'fifo' in the library 'WORK'. (LBR-1)

Warning: Unable to resolve reference 'fifo' in 'router'. (LINK-5)

Warning: Design 'router' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Report: Attribute

Design: router

Version: S-2021.06-SP1

Date: Mon May 2 01:14:09 2022

Design	Object	Туре	Attribute Name	Value
router	router	design	design_voltage_unit	1000.000000
router	router	design	design_current_unit	0.001000
router	router	design	design_resistance_unit	10000.000000
router	router	design	design_cap_unit 0	.000100
router	router	design	design_time_unit 1	.000000
router	router	design	compile_cpu_hostname	ecs-pa-coding1.ecs.csus.edu
router	router	design	ice_canonical_xor2_dela	y 0.537872
router	router	design	ice_canonical_nand2_de	lay 0.219973
router	router	design	testdb_meth_sig_usage_	option
			98307	
router	router	design	testdb_meth_sig_usage	106499

router	router	design	testdb_meth_name multiplexed_flip_flop
router	router	design	map_effort_option 2
router	router	design	map true
router	router	design	exact_sequential_map false
router	router	design	pads_thru_hier false
router	router	design	pads_respect_hier false
router	router	design	redundancy_removal true
router	router	design	instance_name_suffix
router	router	design	multibit_mode non_timing_driven
router	router	design	compile_tdrs_cpu_time 0.350403
router	router	design	compile_lib_cpu_time 0.168066
router	router	design	compile_tot_cpu_time 1.280758
router	router	design	compile_rbo_cpu_time 0.133802
router	router	design	compile_abo_cpu_time 0.551743
router	router	design	compile_tot_wall_time 1.526834
router	router	design	temperature_from_min_lib 0.000000
router	router	design	temperature_from_max_lib 0.000000
router	router	design	max_area 0.000000
router	router	design	ungroup_all_option false
router	router	design	scan_state_route_serial false
router	router	design	scan_state_route_clocks false
router	router	design	scan_state_route_enables false
router	router	design	scan_state_type 1
router	router	design	min_wire_load_selection_type
			0
router	router	design	wire_load_selection_type 0
router	router	design	hdl_library WORK
router	router	design	hdl_template router
router	router	design	hdl_canonical_default_params

DATA_WIDTH=32'h00000008,TS1=8'h01,TS2=8'h02,TS3=8'h03

```
design hdl_default_parameters TS1 => 8'h01, TS2 => 8'h02, TS3 => 8'h03,
router
            router
DATA_WIDTH => 8
                          design
                                  hdl_canonical_params
router
            router
router
            router
                          design
                                  hdl_parameters
                                  link_design_libraries
                                                          WORK
            router
                          design
router
                          design
                                  presto_gtech_count
                                                           12
router
            router
router
            buff_out_reg[0]
                             cell
                                     ff_edge_sense
                                                           1
            buff_out_reg[0]
                              cell
                                     hdl_instance_name
                                                             buff_out_reg[0]
router
            buff_out_reg[1]
                             cell
                                     ff_edge_sense
                                                           1
router
            buff_out_reg[1]
                             cell
                                     hdl_instance_name
                                                             buff_out_reg[1]
router
            buff_out_reg[2]
                                     ff_edge_sense
                                                           1
router
                             cell
            buff_out_reg[2]
                                     hdl_instance_name
                             cell
                                                             buff_out_reg[2]
router
            buff_out_reg[3]
                                     ff_edge_sense
                                                           1
                             cell
router
            buff_out_reg[3]
router
                             cell
                                     hdl_instance_name
                                                             buff_out_reg[3]
            buff_out_reg[4]
                                     ff_edge_sense
                                                           1
                             cell
router
            buff_out_reg[4]
                                     hdl_instance_name
router
                             cell
                                                             buff_out_reg[4]
            buff_out_reg[5]
                                     ff_edge_sense
                                                           1
router
                             cell
            buff_out_reg[5]
router
                             cell
                                     hdl_instance_name
                                                             buff_out_reg[5]
            buff_out_reg[6]
                                     ff_edge_sense
                                                           1
router
                             cell
            buff_out_reg[6]
                             cell
                                     hdl_instance_name
                                                             buff_out_reg[6]
router
            buff_out_reg[7]
                             cell
                                     ff_edge_sense
                                                           1
router
            buff_out_reg[7]
                                     hdl_instance_name
                                                             buff_out_reg[7]
                             cell
router
            fifo1_inst
                           cell
                                  hdl_instance_name
                                                          fifo1_inst
router
                                                     0
            fifo1_inst
                           cell
                                  array_ref
router
            fifo2_inst
                           cell
                                  hdl_instance_name
                                                          fifo2_inst
router
            fifo2_inst
                           cell
                                  array_ref
                                                     0
router
router
            read_inst
                           cell
                                  hdl_instance_name
                                                           read_inst
            read_inst
                           cell
                                  array_ref
router
            write_inst
                                  hdl_instance_name
                                                           write_inst
                           cell
router
            write_inst
                           cell
                                  array_ref
                                                     0
router
            buff_out[0]
                                   net_original_name
                                                           buff_out[0]
router
                            net
```

```
buff_out[0]
router
                             net
                                    three_state
                                                         true
                                                             buff_out[1]
            buff_out[1]
                                    net_original_name
router
                             net
            buff_out[1]
                                    three_state
                                                         true
router
                             net
router
            buff_out[2]
                             net
                                    net_original_name
                                                             buff_out[2]
router
            buff_out[2]
                                    three_state
                                                         true
                             net
                                                             buff_out[3]
            buff_out[3]
                                    net_original_name
router
                             net
            buff_out[3]
                                    three_state
router
                             net
                                                         true
            buff_out[4]
                                    net_original_name
                                                             buff_out[4]
router
                             net
            buff_out[4]
                                    three_state
                                                         true
router
                             net
            buff_out[5]
                                    net_original_name
                                                             buff_out[5]
router
                             net
router
            buff_out[5]
                             net
                                    three_state
                                                         true
                                                             buff_out[6]
            buff_out[6]
                                    net_original_name
router
                             net
            buff_out[6]
                                    three_state
                                                         true
router
                             net
router
            buff_out[7]
                             net
                                    net_original_name
                                                             buff_out[7]
            buff_out[7]
                                    three_state
router
                             net
                                                         true
            clk1
                                 net_original_name
                                                          clk1
router
                          net
            clk1
                          net
                                 three_state
router
                                                      true
                                 net_original_name
            clk2
                          net
                                                          clk2
router
            clk2
                                 three_state
router
                          net
                                                      true
            fifo1_datain[0]
                                     net_original_name
                                                             fifo1_datain[0]
router
                             net
            fifo1_datain[0]
                                     three_state
                                                          true
router
                             net
            fifo1_datain[1]
                                     net_original_name
                                                             fifo1_datain[1]
router
                             net
            fifo1_datain[1]
                                     three_state
router
                             net
                                                          true
                                                             fifo1_datain[2]
            fifo1_datain[2]
                                     net_original_name
router
                             net
            fifo1_datain[2]
                                     three state
                                                          true
router
                             net
            fifo1_datain[3]
                                                             fifo1_datain[3]
                                     net_original_name
router
                             net
router
            fifo1 datain[3]
                             net
                                     three state
                                                         true
            fifo1_datain[4]
                                                             fifo1_datain[4]
                                     net_original_name
router
                             net
            fifo1_datain[4]
                                     three_state
router
                             net
                                                         true
router
            fifo1_datain[5]
                                     net_original_name
                                                             fifo1_datain[5]
```

```
fifo1_datain[5]
                                      three_state
router
                             net
                                                          true
            fifo1_datain[6]
                                     net_original_name
                                                              fifo1_datain[6]
router
                              net
            fifo1_datain[6]
                                      three_state
router
                              net
                                                          true
router
            fifo1_datain[7]
                              net
                                     net_original_name
                                                              fifo1_datain[7]
            fifo1_datain[7]
                                      three_state
                                                          true
router
                             net
            fifo1_datain[8]
                                     net_original_name
                                                              fifo1_datain[8]
router
                             net
            fifo1_datain[8]
                                     three_state
router
                                                          true
                             net
            fifo1_datain[9]
                                     net_original_name
                                                              fifo1_datain[9]
router
                             net
            fifo1_datain[9]
                                      three_state
                                                          true
                             net
router
            fifo1_datain[10]
                                      net_original_name
                                                               fifo1_datain[10]
router
                              net
            fifo1_datain[10] net
                                      three_state
                                                           true
router
            fifo1_datain[11]
                                      net_original_name
                                                               fifo1_datain[11]
                              net
router
            fifo1_datain[11]
                                      three_state
router
                                                           true
router
            fifo1_datain[12]
                                      net_original_name
                                                               fifo1_datain[12]
            fifo1_datain[12]
                                      three_state
router
                              net
                                                           true
            fifo1_datain[13]
                                      net_original_name
                                                               fifo1_datain[13]
router
                              net
            fifo1_datain[13]
                                      three_state
router
                              net
                                                           true
            fifo1_datain[14]
                                      net_original_name
                                                               fifo1_datain[14]
router
                              net
router
            fifo1_datain[14]
                                      three_state
                              net
                                                           true
            fifo1_datain[15] net
                                      net_original_name
                                                               fifo1_datain[15]
router
            fifo1_datain[15]
                                      three_state
router
                              net
                                                           true
            fifo1_dataout[0]
                                      net_original_name
                                                               fifo1_dataout[0]
router
                              net
            fifo1_dataout[0]
                                      three_state
router
                              net
                                                           true
            fifo1_dataout[1] net
                                      net_original_name
                                                               fifo1_dataout[1]
router
            fifo1_dataout[1] net
                                      three state
router
                                                           true
            fifo1_dataout[2] net
                                      net_original_name
                                                               fifo1_dataout[2]
router
router
            fifo1 dataout[2] net
                                      three state
                                                           true
            fifo1_dataout[3] net
                                      net_original_name
                                                               fifo1_dataout[3]
router
            fifo1_dataout[3] net
                                      three_state
router
                                                           true
router
            fifo1_dataout[4] net
                                      net_original_name
                                                               fifo1_dataout[4]
```

```
fifo1_dataout[4] net
router
                                      three_state
                                                          true
            fifo1_dataout[5] net
                                      net_original_name
                                                              fifo1_dataout[5]
router
            fifo1_dataout[5] net
                                      three_state
router
                                                          true
router
            fifo1_dataout[6] net
                                      net_original_name
                                                              fifo1_dataout[6]
            fifo1_dataout[6] net
                                      three_state
                                                          true
router
            fifo1_dataout[7] net
                                      net_original_name
                                                              fifo1_dataout[7]
router
            fifo1_dataout[7] net
                                      three_state
router
                                                          true
            fifo1_dataout[8] net
                                      net_original_name
                                                              fifo1_dataout[8]
router
            fifo1_dataout[8] net
                                      three_state
                                                          true
router
            fifo1_dataout[9] net
                                      net_original_name
                                                              fifo1_dataout[9]
router
            fifo1_dataout[9] net
                                      three_state
                                                          true
router
            fifo1_dataout[10] net
                                      net_original_name
                                                              fifo1_dataout[10]
router
            fifo1_dataout[10] net
                                      three_state
router
                                                           true
router
            fifo1_dataout[11] net
                                      net_original_name
                                                              fifo1_dataout[11]
            fifo1_dataout[11] net
router
                                      three_state
                                                          true
            fifo1_dataout[12] net
                                      net_original_name
                                                              fifo1_dataout[12]
router
            fifo1_dataout[12] net
                                      three_state
router
                                                          true
            fifo1_dataout[13] net
                                      net_original_name
                                                              fifo1_dataout[13]
router
            fifo1_dataout[13] net
                                      three_state
router
                                                           true
            fifo1_dataout[14] net
                                      net_original_name
                                                              fifo1_dataout[14]
router
            fifo1_dataout[14] net
                                      three_state
router
                                                          true
            fifo1_dataout[15] net
                                      net_original_name
                                                              fifo1_dataout[15]
router
            fifo1_dataout[15] net
                                      three_state
router
                                                           true
            fifo1_empty
                                     net_original_name
                                                             fifo1_empty
router
                             net
            fifo1_empty
                                     three state
router
                             net
                                                         true
            fifo1_full
                                   net_original_name
                                                           fifo1_full
router
                           net
router
            fifo1 full
                                   three state
                                                       true
                           net
            fifo1_ren
                                   net_original_name
                                                            fifo1_ren
router
                            net
            fifo1_ren
                                   three_state
router
                            net
                                                        true
router
            fifo1_wen
                                    net_original_name
                                                             fifo1_wen
                            net
```

```
fifo1_wen
                                    three_state
router
                            net
                                                        true
            fifo2_dataout[0] net
                                     net_original_name
                                                              fifo2_dataout[0]
router
            fifo2_dataout[0] net
                                     three_state
router
                                                          true
router
            fifo2_dataout[1] net
                                     net_original_name
                                                              fifo2_dataout[1]
            fifo2_dataout[1] net
                                     three_state
                                                          true
router
            fifo2_dataout[2] net
                                     net_original_name
                                                              fifo2_dataout[2]
router
            fifo2_dataout[2] net
                                     three_state
router
                                                          true
            fifo2_dataout[3] net
                                     net_original_name
                                                              fifo2_dataout[3]
router
            fifo2_dataout[3] net
                                     three_state
                                                          true
router
            fifo2_dataout[4] net
                                     net_original_name
                                                              fifo2_dataout[4]
router
            fifo2_dataout[4] net
router
                                     three_state
                                                          true
            fifo2_dataout[5] net
                                     net_original_name
                                                              fifo2_dataout[5]
router
            fifo2_dataout[5] net
                                     three_state
                                                          true
router
router
            fifo2_dataout[6]
                                     net_original_name
                                                              fifo2_dataout[6]
            fifo2_dataout[6]
                                     three_state
router
                                                          true
            fifo2_dataout[7]
                                     net_original_name
                                                              fifo2_dataout[7]
router
            fifo2_dataout[7]
                                     three_state
                                                          true
router
                             net
            fifo2_empty
                                     net_original_name
                                                             fifo2_empty
router
                             net
            fifo2_empty
                                     three_state
router
                             net
                                                         true
            fifo2_ren
                           net
                                   net_original_name
                                                           fifo2_ren
router
            fifo2_ren
                                   three_state
router
                           net
                                                       true
            fifo2_wen
                                    net_original_name
                                                            fifo2_wen
router
                            net
            fifo2_wen
                                    three_state
router
                            net
                                                        true
            packet_in[0]
                                    net_original_name
                                                            packet_in[0]
router
                            net
            packet_in[1]
                                    net_original_name
                                                            packet_in[1]
router
                            net
            packet_in[2]
                                    net_original_name
                                                            packet_in[2]
router
                            net
            packet_in[3]
                                    net_original_name
                                                            packet_in[3]
router
                            net
            packet_in[4]
                                    net_original_name
                                                            packet_in[4]
router
                            net
            packet_in[5]
                                    net_original_name
                                                            packet_in[5]
router
                            net
router
            packet_in[6]
                                    net_original_name
                                                            packet_in[6]
                            net
```

router	packet_in[7]	net	net_original_name	packet_in[7]
router	packet_out1[0]	net	net_original_name	packet_out1[0]
router	packet_out1[1]	net	net_original_name	packet_out1[1]
router	packet_out1[2]	net	net_original_name	packet_out1[2]
router	packet_out1[3]	net	net_original_name	packet_out1[3]
router	packet_out1[4]	net	net_original_name	packet_out1[4]
router	packet_out1[5]	net	net_original_name	packet_out1[5]
router	packet_out1[6]	net	net_original_name	packet_out1[6]
router	packet_out1[7]	net	net_original_name	packet_out1[7]
router	packet_out2[0]	net	net_original_name	packet_out2[0]
router	packet_out2[1]	net	net_original_name	packet_out2[1]
router	packet_out2[2]	net	net_original_name	packet_out2[2]
router	packet_out2[3]	net	net_original_name	packet_out2[3]
router	packet_out2[4]	net	net_original_name	packet_out2[4]
router	packet_out2[5]	net	net_original_name	packet_out2[5]
router	packet_out2[6]	net	net_original_name	packet_out2[6]
router	packet_out2[7]	net	net_original_name	packet_out2[7]
router	packet_out3[0]	net	net_original_name	packet_out3[0]
router	packet_out3[1]	net	net_original_name	packet_out3[1]
router	packet_out3[2]	net	net_original_name	packet_out3[2]
router	packet_out3[3]	net	net_original_name	packet_out3[3]
router	packet_out3[4]	net	net_original_name	packet_out3[4]
router	packet_out3[5]	net	net_original_name	packet_out3[5]
router	packet_out3[6]	net	net_original_name	packet_out3[6]
router	packet_out3[7]	net	net_original_name	packet_out3[7]
router	packet_valid_i	net	net_original_name	packet_valid_i
router	packet_valid_o1	net	net_original_name	packet_valid_o1
router	packet_valid_o2	net	net_original_name	packet_valid_o2
router	packet_valid_o3	net	net_original_name	packet_valid_o3
router	rst net	net	_original_name rst	

three_state router rst net true stop_packet_send stop_packet_send net net_original_name router read_inst/clk three_state net router router read_inst/fifo1_datain[2] net three_state true read_inst/fifo1_datain[3] router net three_state true read_inst/fifo1_datain[4] router three_state net true read_inst/fifo1_datain[5] router net three_state true read_inst/fifo1_datain[6] router net three_state true router read_inst/fifo1_datain[7] net three_state true read_inst/fifo1_datain[8] router net three_state true read_inst/fifo1_datain[9] router net three_state true router read_inst/fifo1_datain[10] net three_state true read_inst/fifo1_datain[11] router net three_state true read_inst/fifo1_datain[12] router net three_state true read_inst/fifo1_datain[13] router net three state true read_inst/fifo1_datain[14] router net three_state true router read_inst/fifo1_datain[15]

	net three_state	true
router	read_inst/fifo1_empty	
	net three_state	true
router	read_inst/fifo1_ren	
	net three_state	true
router	read_inst/packet_datain[0]	
	net three_state	true
router	read_inst/packet_datain[1]	
	net three_state	true
router	read_inst/packet_datain[2]	
	net three_state	true
router	read_inst/packet_datain[3]	
	net three_state	true
router	read_inst/packet_datain[4]	
	net three_state	true
router	read_inst/packet_datain[5]	
	net three_state	true
router	read_inst/packet_datain[6]	
	net three_state	true
router	read_inst/packet_datain[7]	
	net three_state	true
router	read_inst/packet_empty	
	net three_state	true
router	read_inst/packet_ren	
	net three_state	true
router	read_inst/rst net three_state	true
router	write_inst/N54 net three_state	e true
router	write_inst/N55 net three_state	e true
router	write_inst/add_97/carry[3]	
	net three_state	true

write_inst/buff_out[3] router net three_state true write_inst/buff_out[4] router net three_state true router write_inst/buff_out[5] three_state net true write_inst/buff_out[6] router net three_state true write_inst/buff_out[7] router net three state true write_inst/clk three_state router net true write_inst/fifo1_datain[0] router net three_state true write_inst/fifo1_datain[1] router net three_state true write_inst/fifo1_datain[2] router net three_state true write_inst/fifo1_datain[3] router net three_state true router write_inst/fifo1_datain[4] net three_state true write_inst/fifo1_datain[5] router net three_state true write_inst/fifo1_datain[6] router net three_state true write_inst/fifo1_datain[7] router net three state true write_inst/fifo1_datain[8] router net three_state true router write_inst/fifo1_datain[9]

	net three_state true
router	write_inst/fifo1_datain[10]
	net three_state true
router	write_inst/fifo1_datain[11]
	net three_state true
router	write_inst/fifo1_datain[12]
	net three_state true
router	write_inst/fifo1_datain[13]
	net three_state true
router	write_inst/fifo1_datain[14]
	net three_state true
router	write_inst/fifo1_datain[15]
	net three_state true
router	write_inst/fifo1_full
	net three_state true
router	write_inst/fifo1_wen
	net three_state true
router	write_inst/fifo2_wen
	net three_state true
router	write_inst/rst net three_state true
router	buff_out_reg[0]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[1]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[2]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[3]/CP pin pin_on_clock_network_per_scn
	true
router	buff_out_reg[4]/CP pin pin_on_clock_network_per_scn
	true

buff_out_reg[5]/CP pin pin_on_clock_network_per_scn router true buff_out_reg[6]/CP pin pin_on_clock_network_per_scn router true router buff_out_reg[7]/CP pin pin_on_clock_network_per_scn true read_inst/clk pin pin_on_clock_network_per_scn router true write_inst/clk pin_on_clock_network_per_scn pin router true fifo2_inst/read_clk router pin_on_clock_network_per_scn pin true router fifo1_inst/read_clk pin pin_on_clock_network_per_scn true router fifo2_inst/write_clk pin_on_clock_network_per_scn pin true router fifo1_inst/write_clk pin pin_on_clock_network_per_scn true read_inst/select_output_reg_reg[1]/CP router pin_on_clock_network_per_scn pin true read_inst/select_output_reg_reg[0]/CP router pin_on_clock_network_per_scn pin true read_inst/packet_counter_reg[7]/CP router pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[0]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[1]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[2]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[3]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[4]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/packet_counter_reg[5]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/cs_reg[0]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/cs_reg[1]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/cs_reg[0]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/cs_reg[1]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/data_counter_reg[2]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/data_counter_reg[1]/CP

pin pin_on_clock_network_per_scn

true

router write_inst/data_counter_reg[0]/CP

pin pin_on_clock_network_per_scn

true

router read_inst/clear_packet_count_reg

cell hdl_instance_name clear_packet_count_reg

router read_inst/cs_reg[0]

cell ff_edge_sense 1

router read_inst/cs_reg[0]

cell hdl_instance_name cs_reg[0]

router read_inst/cs_reg[1]

cell ff_edge_sense 1

router read_inst/cs_reg[1]

cell hdl_instance_name cs_reg[1]

router read_inst/cs_reg[2]

cell ff_edge_sense 1

router read_inst/cs_reg[2]

cell hdl_instance_name cs_reg[2]

router read_inst/fifo1_ren_reg

cell hdl_instance_name fifo1_ren_reg

router read_inst/load_packet_count_reg

cell hdl_instance_name load_packet_count_reg

router read_inst/packet_counter_reg[0]

cell ff_edge_sense 1

router	read_inst/pack	et_counter_reg[0]		
	cell	hdl_instance_name		packet_counter_reg[0]
router	read_inst/pack	et_counter_reg[1]		
	cell	ff_edge_sense	1	
router	read_inst/pack	et_counter_reg[1]		
	cell	hdl_instance_name		packet_counter_reg[1]
router	read_inst/pack	et_counter_reg[2]		
	cell	ff_edge_sense	1	
router	read_inst/pack	et_counter_reg[2]		
	cell	hdl_instance_name		packet_counter_reg[2]
router	read_inst/pack	et_counter_reg[3]		
	cell	ff_edge_sense	1	
router	read_inst/pack	et_counter_reg[3]		
	cell	hdl_instance_name		packet_counter_reg[3]
router	read_inst/pack	et_counter_reg[4]		
	cell	ff_edge_sense	1	
router	read_inst/pack	et_counter_reg[4]		
	cell	hdl_instance_name		packet_counter_reg[4]
router	read_inst/pack	et_counter_reg[5]		
	cell	ff_edge_sense	1	
router	read_inst/pack	et_counter_reg[5]		
	cell	hdl_instance_name		packet_counter_reg[5]
router	read_inst/pack	et_counter_reg[6]		
	cell	ff_edge_sense	1	
router	read_inst/pack	et_counter_reg[6]		
	cell	hdl_instance_name		packet_counter_reg[6]
router	read_inst/pack	et_counter_reg[7]		
	cell	ff_edge_sense	1	
router	read_inst/pack	et_counter_reg[7]		
	cell	hdl_instance_name		packet_counter_reg[7]

router	read_inst/packet_dec_en_	_reg	
	cell hdl_insta	nce_name	packet_dec_en_reg
router	read_inst/packet_ren_reg		
	cell hdl_insta	nce_name	packet_ren_reg
router	read_inst/packet_valid_re	g	
	cell hdl_insta	nce_name	packet_valid_reg
router	read_inst/select_output_r	eg[0]	
	cell hdl_insta	nce_name	select_output_reg[0]
router	read_inst/select_output_r	eg[1]	
	cell hdl_insta	nce_name	select_output_reg[1]
router	read_inst/select_output_r	eg_reg[0]	
	cell ff_edge_	sense 1	
router	read_inst/select_output_r	eg_reg[0]	
	cell hdl_insta	nce_name	select_output_reg_reg[0]
router	read_inst/select_output_r	eg_reg[1]	
	cell ff_edge_	sense 1	
router	read_inst/select_output_r	eg_reg[1]	
	cell hdl_insta	nce_name	select_output_reg_reg[1]
router	read_inst/temp_packet_d	ata_reg[0]	
	cell hdl_insta	nce_name	temp_packet_data_reg[0]
router	read_inst/temp_packet_d	ata_reg[1]	
	cell hdl_insta	nce_name	temp_packet_data_reg[1]
router	read_inst/temp_packet_d	ata_reg[2]	
	cell hdl_insta	nce_name	temp_packet_data_reg[2]
router	read_inst/temp_packet_d	ata_reg[3]	
	cell hdl_insta	nce_name	temp_packet_data_reg[3]
router	read_inst/temp_packet_d	ata_reg[4]	
	cell hdl_insta	nce_name	temp_packet_data_reg[4]
router	read_inst/temp_packet_d	ata_reg[5]	
	cell hdl_insta	nce_name	temp_packet_data_reg[5]

read_inst/temp_packet_data_reg[6] router cell hdl_instance_name temp_packet_data_reg[6] read_inst/temp_packet_data_reg[7] router cell hdl_instance_name temp_packet_data_reg[7] router write_inst/clear_data_count_reg cell hdl_instance_name clear_data_count_reg write_inst/cs_reg[0] router cell ff_edge_sense 1 write_inst/cs_reg[0] router cell hdl instance name cs_reg[0] write_inst/cs_reg[1] router cell ff_edge_sense 1 write_inst/cs_reg[1] router cell hdl_instance_name cs_reg[1] write_inst/cs_reg[2] router cell ff_edge_sense 1 write_inst/cs_reg[2] router cell hdl_instance_name cs_reg[2] write_inst/data_counter_reg[0] router cell ff_edge_sense 1 write_inst/data_counter_reg[0] router cell hdl_instance_name data_counter_reg[0] write_inst/data_counter_reg[1] router cell ff_edge_sense 1 write_inst/data_counter_reg[1] router cell hdl_instance_name data_counter_reg[1] router write_inst/data_counter_reg[2] cell ff_edge_sense 1 write_inst/data_counter_reg[2] router cell hdl_instance_name data_counter_reg[2]

router	write_inst/fifo1_	_datain_reg[0]	
	cell	hdl_instance_name	fifo1_datain_reg[0]
router	write_inst/fifo1_	_datain_reg[1]	
	cell	hdl_instance_name	fifo1_datain_reg[1]
router	write_inst/fifo1_	_datain_reg[2]	
	cell	hdl_instance_name	fifo1_datain_reg[2]
router	write_inst/fifo1_	_datain_reg[3]	
	cell	hdl_instance_name	fifo1_datain_reg[3]
router	write_inst/fifo1_	_datain_reg[4]	
	cell	hdl_instance_name	fifo1_datain_reg[4]
router	write_inst/fifo1_	_datain_reg[5]	
	cell	hdl_instance_name	fifo1_datain_reg[5]
router	write_inst/fifo1_	_datain_reg[6]	
	cell	hdl_instance_name	fifo1_datain_reg[6]
router	write_inst/fifo1_	_datain_reg[7]	
	cell	hdl_instance_name	fifo1_datain_reg[7]
router	write_inst/fifo1_	_datain_reg[8]	
	cell	hdl_instance_name	fifo1_datain_reg[8]
router	write_inst/fifo1_	_datain_reg[9]	
	cell	hdl_instance_name	fifo1_datain_reg[9]
router	write_inst/fifo1_	_datain_reg[10]	
	cell	hdl_instance_name	fifo1_datain_reg[10]
router	write_inst/fifo1_	_datain_reg[11]	
	cell	hdl_instance_name	fifo1_datain_reg[11]
router	write_inst/fifo1_	_datain_reg[12]	
	cell	hdl_instance_name	fifo1_datain_reg[12]
router	write_inst/fifo1_	_datain_reg[13]	
	cell	hdl_instance_name	fifo1_datain_reg[13]
router	write_inst/fifo1_	_datain_reg[14]	
	cell	hdl_instance_name	fifo1_datain_reg[14]

write_inst/fifo1_datain_reg[15] router cell hdl_instance_name fifo1_datain_reg[15] write_inst/fifo1_valid_reg router cell hdl_instance_name fifo1_valid_reg write_inst/fifo1_wen_reg router cell hdl instance name fifo1_wen_reg write_inst/fifo2_wen_reg router cell hdl instance name fifo2_wen_reg write_inst/load_data_count_reg router cell hdl instance name load_data_count_reg write_inst/stop_packet_reg router cell hdl_instance_name stop_packet_reg write_inst/temp_fifo1_reg[0] router cell hdl_instance_name temp_fifo1_reg[0] write_inst/temp_fifo1_reg[1] router cell hdl_instance_name temp_fifo1_reg[1] write_inst/temp_fifo1_reg[2] router cell hdl_instance_name temp_fifo1_reg[2] write_inst/temp_fifo1_reg[3] router cell hdl_instance_name temp_fifo1_reg[3] write_inst/temp_fifo1_reg[4] router cell hdl_instance_name temp_fifo1_reg[4] write_inst/temp_fifo1_reg[5] router cell hdl_instance_name temp_fifo1_reg[5] write_inst/temp_fifo1_reg[6] router cell hdl_instance_name temp_fifo1_reg[6] router write_inst/temp_fifo1_reg[7] hdl_instance_name cell temp_fifo1_reg[7] read_inst/N30 net_original_name SUM(1) router net router read_inst/N32 net net_original_name SUM(3)

router	read_inst/N34	net	net_original_n	ame	SUM(5)
router	read_inst/N35	net	net_original_n	ame	SUM(6)
router	read_inst/N36	net	net_original_n	ame	SUM(7)
router	read_inst/clk	net	net_original_nar	me	clk
router	read_inst/fifo1_	_datain[2	.]		
	net	net_or	iginal_name	fifo1_d	atain[2]
router	read_inst/fifo1_	_datain[3]		
	net	net_or	iginal_name	fifo1_d	atain[3]
router	read_inst/fifo1_	_datain[4	.]		
	net	net_or	iginal_name	fifo1_d	atain[4]
router	read_inst/fifo1_	_datain[5			
	net	net_or	iginal_name	fifo1_d	atain[5]
router	read_inst/fifo1_	_datain[6]		
	net	net_or	iginal_name	fifo1_d	atain[6]
router	read_inst/fifo1_	_datain[7]		
	net	net_or	iginal_name	fifo1_d	atain[7]
router	read_inst/fifo1_	_datain[8]		
	net	net_or	iginal_name	fifo1_d	atain[8]
router	read_inst/fifo1_	_datain[9]		
	net	net_or	iginal_name	fifo1_d	atain[9]
router	read_inst/fifo1_	_datain[1	0]		
	net	net_or	iginal_name	fifo1_d	atain[10]
router	read_inst/fifo1_	_datain[1	1]		
	net	net_or	iginal_name	fifo1_d	atain[11]
router	read_inst/fifo1_	_datain[1	2]		
	net	net_or	iginal_name	fifo1_d	atain[12]
router	read_inst/fifo1_	_datain[1	3]		
	net	net_or	iginal_name	fifo1_d	atain[13]
router	read_inst/fifo1_	_datain[1	4]		
	net	net_or	iginal_name	fifo1_d	atain[14]

read_inst/fifo1_datain[15] router net_original_name fifo1_datain[15] net read_inst/fifo1_empty router net net_original_name fifo1_empty router read_inst/fifo1_ren net_original_name fifo1 ren net read_inst/ns[0] net_original_name ns[0]router net read_inst/ns[1] net_original_name router net ns[1] read_inst/ns[2] net_original_name net ns[2] router read_inst/packet_counter[0] router net_original_name packet_counter[0] net read_inst/packet_counter[1] router net net_original_name packet_counter[1] router read_inst/packet_counter[2] net net_original_name packet_counter[2] read_inst/packet_counter[3] router net net_original_name packet_counter[3] read_inst/packet_counter[4] router net net_original_name packet_counter[4] router read_inst/packet_counter[6] net_original_name net packet_counter[6] read_inst/packet_counter[7] router net_original_name packet_counter[7] net read_inst/packet_datain[0] router net_original_name packet_datain[0] net read_inst/packet_datain[1] router net net_original_name packet_datain[1] read_inst/packet_datain[2] router net net_original_name packet_datain[2] router read_inst/packet_datain[3]

	net	net_original_name	packet_datain[3]
router	read_inst/packe	et_datain[4]	
	net	net_original_name	packet_datain[4]
router	read_inst/packe	et_datain[5]	
	net	net_original_name	packet_datain[5]
router	read_inst/packe	et_datain[6]	
	net	net_original_name	packet_datain[6]
router	read_inst/packe	et_datain[7]	
	net	net_original_name	packet_datain[7]
router	read_inst/packe	et_empty	
	net	net_original_name	packet_empty
router	read_inst/packe	et_output_1[0]	
	net	net_original_name	packet_output_1[0]
router	read_inst/packe	et_output_1[1]	
	net	net_original_name	packet_output_1[1]
router	read_inst/packe	et_output_1[2]	
	net	net_original_name	packet_output_1[2]
router	read_inst/packe	et_output_1[3]	
	net	net_original_name	packet_output_1[3]
router	read_inst/packe	et_output_1[4]	
	net	net_original_name	packet_output_1[4]
router	read_inst/packe	et_output_1[5]	
	net	net_original_name	packet_output_1[5]
router	read_inst/packe	et_output_1[6]	
	net	net_original_name	packet_output_1[6]
router	read_inst/packe	et_output_1[7]	
	net	net_original_name	packet_output_1[7]
router	read_inst/packe	et_output_2[0]	
	net	net_original_name	packet_output_2[0]
router	read_inst/packe	et_output_2[1]	

	net	net_original_name	packet_output_2[1]
router	read_inst/packe	et_output_2[2]	
	net	net_original_name	packet_output_2[2]
router	read_inst/packe	et_output_2[3]	
	net	net_original_name	packet_output_2[3]
router	read_inst/packe	et_output_2[4]	
	net	net_original_name	packet_output_2[4]
router	read_inst/packe	et_output_2[5]	
	net	net_original_name	packet_output_2[5]
router	read_inst/packe	et_output_2[6]	
	net	net_original_name	packet_output_2[6]
router	read_inst/packe	et_output_2[7]	
	net	net_original_name	packet_output_2[7]
router	read_inst/packe	et_output_3[0]	
	net	net_original_name	packet_output_3[0]
router	read_inst/packe	et_output_3[1]	
	net	net_original_name	packet_output_3[1]
router	read_inst/packe	et_output_3[2]	
	net	net_original_name	packet_output_3[2]
router	read_inst/packe	et_output_3[3]	
	net	net_original_name	packet_output_3[3]
router	read_inst/packe	et_output_3[4]	
	net	net_original_name	packet_output_3[4]
router	read_inst/packe	et_output_3[5]	
	net	net_original_name	packet_output_3[5]
router	read_inst/packe	et_output_3[6]	
	net	net_original_name	packet_output_3[6]
router	read_inst/packe	et_output_3[7]	
	net	net_original_name	packet_output_3[7]
router	read_inst/packe	et_ren	

```
net
                            net_original_name
                                                    packet_ren
           read_inst/packet_valid_o1
router
                            net_original_name
                                                    packet_valid_o1
                     net
router
           read_inst/packet_valid_o2
                     net
                            net_original_name
                                                    packet_valid_o2
           read_inst/packet_valid_o3
router
                     net
                            net_original_name
                                                    packet_valid_o3
           read_inst/rst
                                   net_original_name
router
                            net
                                                          rst
           read_inst/select_output[0]
router
                     net
                            net_original_name
                                                    select_output[0]
           read_inst/select_output[1]
router
                            net_original_name
                                                    select_output[1]
                     net
           read_inst/select_output_reg[0]
router
                     net
                            net_original_name
                                                    select_output_reg[0]
           read_inst/select_output_reg[1]
router
                            net_original_name
                                                    select_output_reg[1]
                     net
           write_inst/N54
                                     net_original_name
                                                            SUM(0)
router
                             net
                                     net_original_name
           write_inst/N55
                                                            SUM(1)
router
                             net
           write_inst/N57
                                     net_original_name
                                                            SUM(3)
router
                             net
           write_inst/N58
                                     net_original_name
                                                            SUM(4)
router
                             net
           write_inst/N59
                                     net_original_name
                                                            SUM(5)
router
                             net
           write_inst/N60
                                     net_original_name
                                                            SUM(6)
router
                             net
           write_inst/N61
                                     net_original_name
                                                            SUM(7)
router
                             net
           write_inst/add_97/carry[3]
router
                            net_original_name
                     net
                                                    carry(3)
           write_inst/add_97/carry[4]
router
                     net
                            net original name
                                                    carry(4)
           write_inst/add_97/carry[5]
router
                            net_original_name
                     net
                                                    carry(5)
router
           write_inst/add_97/carry[6]
```

net net_original_name carry(6) write_inst/add_97/carry[7] router net_original_name carry(7) net router write_inst/buff_out[3] net net_original_name buff_out[3] write_inst/buff_out[4] router net_original_name buff_out[4] net write_inst/buff_out[5] router net net_original_name buff_out[5] write_inst/buff_out[6] router net net_original_name buff_out[6] write_inst/buff_out[7] router net net_original_name buff_out[7] router write_inst/clk net_original_name clk write_inst/fifo1_datain[0] router net_original_name fifo1_datain[0] net write_inst/fifo1_datain[1] router net net_original_name fifo1_datain[1] write_inst/fifo1_datain[2] router net net_original_name fifo1_datain[2] write_inst/fifo1_datain[3] router net net_original_name fifo1_datain[3] write_inst/fifo1_datain[4] router net net_original_name fifo1_datain[4] write_inst/fifo1_datain[5] router fifo1_datain[5] net_original_name net router write_inst/fifo1_datain[6] net_original_name fifo1_datain[6] net write_inst/fifo1_datain[7] router net net_original_name fifo1_datain[7]

write_inst/fifo1_datain[8] router fifo1_datain[8] net_original_name net write_inst/fifo1_datain[9] router net net_original_name fifo1_datain[9] router write_inst/fifo1_datain[10] net_original_name fifo1_datain[10] net write_inst/fifo1_datain[11] router net_original_name fifo1_datain[11] net write_inst/fifo1_datain[12] router net net_original_name fifo1_datain[12] write_inst/fifo1_datain[13] router net net_original_name fifo1_datain[13] write_inst/fifo1_datain[14] router net net_original_name fifo1_datain[14] write_inst/fifo1_datain[15] router net net_original_name fifo1_datain[15] write_inst/fifo1_full router net_original_name fifo1_full net write_inst/fifo1_wen router net net_original_name fifo1_wen write_inst/fifo2_wen router net net_original_name fifo2_wen write_inst/ns[0] net net_original_name ns[0]router write_inst/ns[1] net net_original_name ns[1] router write_inst/ns[2] net net_original_name ns[2] router write_inst/packet_valid router net net_original_name packet_valid write_inst/rst net_original_name router net rst write_inst/stop_packet router net net_original_name stop_packet

router	clk1	port	pin_on_clock_network_	per_scn
			true	
router	clk1	port	hdl_instance_name	clk1
router	clk2	port	pin_on_clock_network_	per_scn
			true	
router	clk2	port	hdl_instance_name	clk2
router	packet_in[0]	port	hdl_instance_name	packet_in[0]
router	packet_in[1]	port	hdl_instance_name	packet_in[1]
router	packet_in[2]	port	hdl_instance_name	packet_in[2]
router	packet_in[3]	port	hdl_instance_name	packet_in[3]
router	packet_in[4]	port	hdl_instance_name	packet_in[4]
router	packet_in[5]	port	hdl_instance_name	packet_in[5]
router	packet_in[6]	port	hdl_instance_name	packet_in[6]
router	packet_in[7]	port	hdl_instance_name	packet_in[7]
router	packet_out1	[0] po:	rt hdl_instance_name	packet_out1[0]
router	packet_out1	[1] po:	rt hdl_instance_name	packet_out1[1]
router	packet_out1	[2] po:	rt hdl_instance_name	packet_out1[2]
router	packet_out1	[3] po:	rt hdl_instance_name	packet_out1[3]
router	packet_out1	[4] po:	rt hdl_instance_name	packet_out1[4]
router	packet_out1	[5] po:	rt hdl_instance_name	packet_out1[5]
router	packet_out1	[6] po:	rt hdl_instance_name	packet_out1[6]
router	packet_out1	[7] po:	rt hdl_instance_name	packet_out1[7]
router	packet_out2	[0] po:	rt hdl_instance_name	packet_out2[0]
router	packet_out2	[1] po:	rt hdl_instance_name	packet_out2[1]
router	packet_out2	[2] po:	rt hdl_instance_name	packet_out2[2]
router	packet_out2	[3] po:	rt hdl_instance_name	packet_out2[3]
router	packet_out2	[4] po:	rt hdl_instance_name	packet_out2[4]
router	packet_out2	[5] po:	rt hdl_instance_name	packet_out2[5]
router	packet_out2	[6] po:	rt hdl_instance_name	packet_out2[6]
router	packet_out2	[7] po:	rt hdl_instance_name	packet_out2[7]

```
packet_out3[0]
                            port
                                   hdl_instance_name
                                                           packet_out3[0]
router
           packet_out3[1]
                                                           packet_out3[1]
                                   hdl_instance_name
router
                            port
           packet_out3[2]
                                   hdl_instance_name
                                                           packet_out3[2]
router
                            port
           packet_out3[3]
                            port
                                   hdl_instance_name
                                                           packet_out3[3]
router
           packet_out3[4]
                                   hdl_instance_name
                                                           packet_out3[4]
router
                            port
           packet_out3[5]
                                   hdl_instance_name
                                                           packet_out3[5]
router
                            port
           packet_out3[6]
                                   hdl_instance_name
                                                           packet_out3[6]
router
                            port
           packet_out3[7]
                                   hdl_instance_name
                                                           packet_out3[7]
                            port
router
           packet_valid_i
                                   hdl_instance_name
                                                          packet_valid_i
                           port
router
           packet_valid_o1
                                    hdl_instance_name
                                                           packet_valid_o1
                            port
router
           packet_valid_o2
                             port
                                    hdl_instance_name
                                                            packet_valid_o2
router
           packet_valid_o3
                                    hdl_instance_name
                                                           packet_valid_o3
                            port
router
                               hdl_instance_name
router
                       port
router
           stop_packet_send port
                                     hdl_instance_name
                                                             stop_packet_send
           fifo
                       reference hdl_parameter_types
router
           fifo
                       reference hdl_canonical_params
router
DATA_WIDTH=32'h00000010,DEPTH=32'h00000002
router
           fifo
                       reference hdl_parameters
                                                      DATA_WIDTH=16,DEPTH=2
           fifo
                       reference hdl_template
                                                     fifo
router
router
           fifo
                       reference hdl_parameter_types
           fifo
                       reference hdl_canonical_params
router
DATA_WIDTH=32'h00000008,DEPTH=32'h00000040
router
           fifo
                       reference hdl_parameters
                                                      DATA_WIDTH=8,DEPTH=64
                                                     fifo
           fifo
                       reference hdl_template
router
```

SYNTHESIS RESULTS: -

Trial# (map effort)	Area slack from area report	Timing slack from timing report	data required time for max path from timing report (Clk1 / Clk2)	data arrival time for the max path from timing report (Clk1 / Clk2)
#1 (Low)	-813	4.11	3.15/9.15	-3.14/-5.04
#2 (Medium)	-815	4.11	3.15/9.15	-3.15/-5.04
#3 (High)	-810	4.11	3.15/9.15	-3.14/-5.04